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This thesis focuses on the application and characterisation of screen printing and 
electrochemical (plating) technologies for silicon wafer solar cell metallisation. The 
metallisation technologies are applied to silicon homojunction and amorphous 
silicon/crystalline silicon heterojunction solar cells fabricated on monocrystalline 
silicon wafers.   
For silicon wafer solar cells it is extremely important to achieve high fill factors to 
maximize the power generation capabilities of the cell. Metallisation processes have a 
significant influence on a solar cell’s fill factor. Therefore, a method is developed to 
quantify fill factor losses due to ohmic and recombination loss mechanisms. The 
method is demonstrated on both silicon homojunction and heterojunction solar cells. 
Industrial monocrystalline silicon wafer solar cells are alkaline textured on at least the 
illuminated surface and the resultant random-pyramid surface texture has a significant 
influence on metal contact formation. A comprehensive experimental study is carried 
out to investigate this influence for screen-printed silver contacts to phosphorus-
diffused silicon. The study involves correlating statistics of pyramid height 
distribution to the cells’ electrical parameters and the microstructure of the metallised 
interfaces. Based on the study, guidelines are developed to optimise silver screen-
printed contacts to phosphorus-diffused silicon by tailoring the surface texture. 
Silver screen-printed contact formation to phosphorus-doped silicon regions requires 
higher doping than the corresponding requirement for evaporated metallisation. 
However, highly doped illuminated regions are undesirable for silicon wafer solar 
cells as they limit the cells’ short-circuit current and open-circuit voltage. To 
overcome this limitation, silver light-induced plating is applied to improve screen-
 vii 
printed silver contacts to phosphorus-diffused and phosphorus ion-implanted silicon 
regions. A substantial reduction in the contact resistance of screen-printed silver 
contacts to both phosphorus-diffused and phosphorus ion-implanted silicon regions is 
observed after a brief silver light-induced plating step.  
Screen printing for homojunction silicon wafer solar cells typically includes a high-
temperature (800-900°C peak temperature) firing step for contact formation to doped 
silicon regions. However, silicon heterojunction cells have two unique metallisation 
requirements: (1) the metal needs to contact a transparent conductive oxide layer and 
(2) the annealing step for contact formation/metal sintering needs to be restricted to 
low temperatures (preferably ≤ 200 °C) to avoid degradation of the cell’s thin 
amorphous silicon layers. Screen printing of silver pastes followed by low-
temperature annealing is evaluated for silicon heterojunction cell metallisation. 
Screen-printed large-area silicon heterojunction cell results are presented and the loss 
mechanisms of these cells are discussed. 
Substituting silver screen printing by copper plating for Si wafer solar cell 
metallisation can lead to significant cost savings. Copper plating is especially 
applicable to silicon heterojunction cells because the transparent conductive oxide 
layer in such cells can prevent cell-degrading copper diffusion into the silicon wafer. 
However, for plating grid metal electrodes, it is necessary to mask the transparent 
conductive oxide layer with an insulator having patterned openings only for the 
regions where the metal grid is to be plated. A screen-printed transparent conductive 
oxide layer masking process is developed for silicon heterojunction cells. Proof-of-
concept lab-scale silicon heterojunction cells are fabricated with electroplated nickel-
copper front contacts defined by screen-printed transparent conductive oxide 
masking. The plated cells are demonstrated to achieve efficiencies comparable to 
reference silicon heterojunction cells fabricated with photolithographically defined 
evaporated front contacts.  
 viii 
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1.1 Thesis motivation 
Earth is a greenhouse. Gases like carbon dioxide (CO2) in our atmosphere trap solar 
energy and heat the Earth’s surface to a life-sustaining temperature. Greenhouse gases 
are naturally present as trace gases in our atmosphere and are regulated by processes 
like respiration and photosynthesis. However, human activities (fossil fuel 
combustion, deforestation, etc.) are constantly adding an unprecedented amount of 
CO2 to the atmosphere. CO2 levels in 2014 have been recorded at ~ 400 parts per 
million (ppm), which is more than 30% higher than the estimated highest historical 
(pre-1950) CO2 level [1] . This large increase in atmospheric CO2 has led to global 
warming. According to the National Aeronautics and Space Administration (NASA), 
nine of the ten warmest years since recording begun have occurred since the year 
2000 [2]. Along with an increase in average global temperature, global warming has 
also triggered several other aspects of climate change: land and sea ice is diminishing, 
glaciers are shrinking in volume and are retreating to higher altitudes, sea levels are 
rising (3 mm per year in Singapore [3]), making low-lying cities and islands more 
vulnerable to flooding, extreme weather events (heat waves, hurricanes, intense 
rainfall) are becoming more frequent, and ocean acidity1 has increased, with adverse 
impacts on aquatic species [4]. Clearly, global warming is a severe problem that 
needs to be dealt with before its impacts increase further, with potentially catastrophic 
consequences for future human generations and the biosphere.   
The 2014 Climate Change Report by the Intergovernmental Panel on Climate Change 
(IPCC) identifies fossil fuel combustion as the primary human contributor to CO2 
emissions [4]. Thus, there is an immediate need to transition towards fuel sources 
which reduce CO2 emissions. Such fuel sources include renewable (solar, wind, etc) 
                                                     
1  CO2 dissolves in oceans, leading to a higher concentration of carbonic acid. 
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and nuclear energy sources. However, the merits of nuclear energy are strongly 
overshadowed by the dangers associated with nuclear power plants, exemplified by 
the Fukushima (Japan, 2011) and Chernobyl (Ukraine, 1986) nuclear disasters. 
Therefore, renewable energy sources need to be promoted to safely transition away 
from fossil fuels.  
According to the IPCC special report on renewable energy sources, amongst the 
common renewable energy sources (solar, wind, biomass, hydropower, ocean energy 
and geothermal) solar energy has by far the highest estimated energy generation 
potential, and is the only renewable energy source for which even the minimum 
annual technical resource potential 2  estimate exceeds total human global annual 
energy requirement [5]. This data clearly suggests that solar energy will need to be a 
primary contributor to achieve a future of clean energy supply, to mitigate global 
warming. Another advantage of solar energy is that it can be directly converted to 
electricity through the use of photovoltaic (PV) solar cells, as opposed to other 
renewable energy sources which involve an indirect conversion (wind to kinetic 
energy, biomass to bio fuels, etc.).   
Most of today’s solar cells consist of semiconductor materials. Semiconductor solar 
cells absorb incident photons with energy larger than their bandgap to generate 
electron-hole pairs, which are then separated and collected across terminals to deliver 
electric power. The semiconductor absorber examined in this thesis is crystalline 
silicon (c-Si). The bandgap of c-Si is well suited for terrestrial PV applications (see 
section 2.1 for more details). Furthermore, Si is a cheap, abundant, environmentally 
benign material, and an excellent knowledge bank for Si devices has been built up by 
the microelectronics industry. As a result Si is also the dominant material for 
industrial PV technologies, with Si wafer solar cells accounting for a ~ 90% market 
                                                     
2  Technical resource potential estimation considers realistic energy conversion efficiencies and total 
land availability for deployment of solar technologies. 
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share (based on total PV module capacity shipment) in 2013 [6]. This thesis focuses 
specifically on solar cells fabricated on monocrystalline Si (mono-Si) wafers.  
Despite the obvious advantages of PV electricity over fossil fuels in terms of 
environmental impact and sustainability, the drivers for the adoption of PV as a 
significant contributor to the global energy supply are essentially economic. Political 
incentives such as feed-in-tariffs or investment subsidies provided by governments 
have been demonstrated to rapidly scale up installed PV capacity, exemplified by the 
success of such incentives in Germany which now has an installed PV capacity of 
close to 40 GW [7]. However the cost of such incentives is borne by either the 
taxpayers (investment subsidies) or the end users of grid electricity (feed-in tariffs). 
Furthermore, incentives are subject to change in government policies and therefore 
can only be viewed as an initial helping hand for the promotion of PV. The long-term 
development of PV would have to be driven by economic factors which make PV 
desirable to end users as well as investors, without government subsidies or feed-in 
tariffs.  Thus, the primary focus of applied PV research is on cost reduction of PV 
electricity generation, with the goal of achieving comparable or lower cost per kWh 
than from fossil fuels. A cost reduction with regards to Si wafer solar cells requires 
either (1) advanced and cost-effective manufacturing technologies which improve the 
solar cell’s energy conversion efficiency or (2) the reduction of material costs 
associated with cell fabrication (example: reduction in the usage of expensive 
materials for solar cell processing or through the use of thinner Si wafers).  
Metallisation technologies and processes have a significant impact on both cell 
efficiency and material cost [due to use of expensive metals like silver (Ag)]. 
Therefore, the focus of this PhD research is on the application and characterisation of 
advanced metallisation methods which are potentially suitable for cost-effective high-
efficiency mono-Si solar cells.  
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1.2 Scientific and technical issues addressed in this thesis 
This thesis investigates advanced metallisation methods for mono-Si solar cells. Two 
metallisation technologies are examined, namely screen printing and electrochemical 
metal deposition (i.e., metal plating). The technologies are applied to homojunction 
and hydrogenated amorphous Si (a-Si:H)/c-Si heterojunction (abbreviated as “HET” 
in this work) solar cells fabricated on mono-Si wafers.  The objectives of this thesis 
are to: 
1. improve the characterisation and understanding of mono-Si solar cell 
metallisation, and  
2. provide solutions to overcome existing issues with mono-Si cell metallisation.  
To meet these objectives, the following scientific and technical issues are addressed 
in this thesis. 
1. Metallisation processes have a significant influence on a solar cell’s fill factor. It 
is therefore necessary to identify various fill factor loss mechanisms to evaluate 
solar cell metallisation processes. A new fill factor loss analysis method is 
developed in this thesis for Si wafer solar cells. 
 
2. Industrial mono-Si solar cells are random-pyramid textured on the illuminated 
surface and the resultant surface texture influences screen-printed contact 
formation. However, previous studies in the literature do not provide guidelines 
regarding the manipulation of the random-pyramid surface texture to improve 
contact formation. Therefore, a detailed experimental study is conducted to 
understand the influence of the random-pyramid surface texture on Ag screen 
printed contact formation to phosphorus diffused n+ Si surfaces, and develop 
guidelines to manipulate the surface texture to improve contact formation. 
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3. Ag screen printed contact formation to phosphorus doped n+ Si surfaces requires 
higher doping than the corresponding requirement for evaporated metallisation. 
To overcome this limitation, Ag light-induced plating is applied to improve Ag 
screen-printed contact formation to phosphorus diffused and ion-implanted n+ Si 
surfaces. 
  
4. HET solar cells have unique metallisation requirements compared to homo-
junction mono-Si cells. These unique requirements are identified and screen 
printed metallisation is tailored to such requirements and applied to HET cells. 
 
5. In order to metallise HET cells using metal plating, the transparent conductive 
oxide layer (TCO) for such cells needs to be masked before the plating step. 
Therefore, TCO masking methods for HET cell plating using standard PV 
processing tools are examined.  
 
6. Copper (Cu) electroplating is investigated for HET cell metallisation with a view 
to reduce material costs associated with Ag screen-printing. 
  
1.3 Thesis outline 
This thesis comprises eight chapters.  
Chapter 2 introduces Si wafer solar cell operating principles, fabrication processes 
and characterisation techniques. The Schottky model of metal-semiconductor contacts 
and some extensions of the Schottky model are discussed. Physical vapour 
deposition, metal printing and electrochemical technologies for Si wafer solar cell 
metallisation are reviewed. 
Metallisation has a significant influence on a solar cell’s fill factor. Therefore, a 
detailed fill factor loss analysis method for Si wafer solar cells was developed as part 
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of this work. The method is discussed in Chapter 3 and can be used to quantify the 
influence of ohmic and recombination loss mechanisms on fill factor. As the scope of 
this thesis covers homojunction and HET mono-Si solar cells, the fill factor loss 
analysis is demonstrated on an 18.4% efficient p-type mono-Si homojunction cell and 
a 21.1% efficient HET n-type mono-Si cell. 
Industrial mono-Si solar cells are alkaline textured on at least the illuminated surface 
and the resultant random-pyramid surface texture has an influence on metal-silicon 
contact formation. Chapter 4 describes a comprehensive experimental study to 
investigate this influence for screen printed Ag contacts to phosphorus diffused n+ Si. 
The study involves statistical profiling of random-pyramid surfaces followed by 
correlation of these statistics to solar cell electrical parameters and contact interface 
microstructure. 
Ag light-induced plating is a method for thickening solar cell metal electrodes to 
improve grid-line conductivity. Furthermore, Ag light-induced plating over screen-
printed Ag electrodes also has a beneficial influence on the electrode’s contact 
resistance to the underlying phosphorus doped n+ Si. In Chapter 5 the effect of a 
brief Ag light-induced plating step on the contact resistance of fired screen-printed 
contacts to phosphorus diffused and ion-implanted n+ Si regions is studied.  
Screen printing for homojunction Si wafer solar cells typically includes a high-
temperature (~800 °C) firing step for contact formation to heavily doped Si regions. 
However, HET solar cells have two unique metallisation requirements: (1) the metal 
needs to contact a TCO layer and (2) the annealing step for contact formation/metal 
sintering needs to be restricted to moderate temperatures (typically ≤ 200 °C) to avoid 
degradation of the cell’s thin a-Si layers. Screen printing using Ag based polymer 
pastes can meet these requirements and is examined in Chapter 6.  
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Substituting Ag screen printing by Cu plating for Si wafer solar cell metallisation can 
lead to significant cost savings. Cu plating is especially applicable to HET cells 
because TCO layers in HET cells prevent cell degrading Cu diffusion into the Si 
wafer. However, TCO layers need to be masked during plating. TCO masking and Cu 
plating for HET cells is investigated in Chapter 7. 
Chapter 8 concludes the thesis, summaries the author’s original contributions, and 
proposes future research motivated by this thesis.    
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2 Background and literature review 
 
2.1 Operating principles of silicon wafer solar cells 
Semiconductor solar cells are large-area diodes that generate electric power under 
illumination due to the photovoltaic effect. The photovoltaic effect is essentially the 
net effect of two important phenomena that take place between illumination of a solar 
cell with photons of appropriate energy and the development of a voltage across the 
terminals of the cell. The phenomena are: 
1. generation of charge carriers (electrons and holes) in the semiconductor 
material due to absorption of photons  
2. separation of charge carriers by the p-n junction  
For a Si wafer solar cell, the absorber material is a moderately doped (typically 1015 -
1016 cm-3) p-type or n-type wafer of monocrystalline Si (mono-Si) or multicrystalline 
Si (multi-Si). Crystalline Si (c-Si)3 has an indirect bandgap of 1.12 eV (~ 1108 nm) at 
300 K [9] and photons with energy higher than the bandgap are absorbed and lead to 
carrier generation. Due to the indirect bandgap4 of c-Si, photons with energy slightly 
lower than the bandgap can also lead to carrier generation with the deficit energy 
provided by phonons (sub-bandgap phonon-assisted absorption [10]). Considering the 
standard solar spectrum for non-concentrator terrestrial PV applications (Air Mass 1.5 
Global spectrum, abbreviated as AM1.5G) [11], the bandgap of c-Si makes it a well-
suited material for solar cells as it can utilise the visible and near-infrared sections of 
the solar spectrum which have a high irradiance (Fig. 2.1). The excess energy of an 
incident photon larger than the bandgap of c-Si is lost as heat (“thermalisation 
losses,” blue shaded fraction in Fig. 2.1) and low energy photons (red shaded fraction 
                                                     
3  c-Si in this thesis broadly refers to both mono-Si and multi-Si wafers, as per the notation 
recommended by Basore [8]. 
4  c-Si also has a direct bandgap at 3.4 eV [10] but this is only relevant for the absorption of high-
energy photons (> 3.4 eV). 
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in Fig. 2.1) are not absorbed in c-Si. Assuming perfect light trapping and the absence 
of reflection losses, the green shaded fraction in Fig. 2.1 represents the fraction of 
spectral irradiance that is available for utilisation by a Si wafer solar cell after 
consideration of the thermalisation losses. For the sake of simplicity, sub-bandgap 
phonon-assisted absorption is not included in the green shaded fraction in Fig. 2.1. 
 
Fig. 2.1 AM1.5G spectrum and its interaction with c-Si. The spectrum is plotted 
using the tabulated data provided in the PVCDROM [12].  
After carrier generation, the generated minority carriers will recombine unless they 
are efficiently separated from the majority carriers by the p-n junction. On average, in 
quasi-neutral (electric field free) semiconductor regions, a minority carrier will 
diffuse a distance equal to the minority carrier diffusion length before it recombines. 
For efficient solar cell operation, the minority carrier diffusion length in the absorber 
should be sufficiently large to ensure that most generated minority carriers can reach 
the p-n junction. Mono-Si wafers have a higher minority carrier diffusion length than 
multi-Si wafers and hence give higher solar cell efficiency (multi-Si wafers on the 
other hand are significantly cheaper than mono-Si wafers).  
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Fig. 2.2 shows the band diagram of an exemplary homojunction Si wafer solar cell 
where heavily doped n+ and p+ regions are formed on the front and rear surfaces 
respectively of a p-type Si wafer. The band diagram demonstrates the carrier 
selectivity of the p-n junction as it allows minority carriers (electrons) from the Si 
wafer to pass through but presents a large energy barrier to majority carriers (holes) 
from the Si wafer. The p-p+ high-low junction at the rear surface reduces the electron 
flow to the rear surface. Consequently, the rear p-p+ junction improves cell 
performance by reducing carrier recombination at the rear surface [13]. Hetero-
junction Si wafer solar cells discussed in Section 2.3.2 follow similar operating 
principles, but for such cells the junctions are formed between c-Si and hydrogenated 
amorphous Si (a-Si:H). 
 
 
Fig. 2.2 Simplified energy band diagram of an n+-p-p+ Si homojunction structure 
under thermal equilibrium. 𝐸𝐹 denotes the Fermi energy level and 𝐸𝑐, 𝐸𝑣 denote the 
edges of the conduction and valence bands, respectively. For simplicity band bending 
at the metal-semiconductor contact is omitted and separately discussed in Section 2.5.  
After separation of electrons and holes by the p-n junction, a voltage builds up at the 
terminals under open-circuit conditions, or a current flows unimpeded under short-
circuit conditions, or electric power can be delivered when the cell is connected to an 
external load. The current-voltage characteristics of a Si wafer solar cell are discussed 
in the following section. 
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2.2 Current-voltage characteristics 
A Si wafer solar cell in dark conditions has the rectifying current-voltage (𝐼⎼𝑉) 
characteristics of a diode. Under illumination, the photo-generated current shifts the 
forward-bias 𝐼⎼𝑉 curve of a solar cell to the fourth quadrant (Fig. 2.3). The negative 
current indicates that the direction of flow of current is opposite to the direction of 
flow of current in a forward-biased diode in dark conditions. As mentioned in the 
previous section, for an illuminated solar cell a voltage builds up at the terminals 
under open-circuit conditions (𝑉𝑜𝑐), or a current flows unimpeded under shot-circuit 
conditions (𝐼𝑠𝑐) or electric power (𝑃 = 𝐼 × 𝑉) is delivered to an external load at all 
other operating points. The operating point corresponding to the maxima of the 
power-voltage (𝑃⎼𝑉) curve is called the maximum power point (mpp) and the corres-
ponding current, voltage and power are labelled 𝐼𝑚𝑝𝑝,𝑉𝑚𝑝𝑝 and 𝑃𝑚𝑝𝑝, respectively.  
 
Fig. 2.3 Dark 𝐼⎼𝑉, one-Sun 𝐼⎼𝑉 and 𝑃⎼𝑉 curves of a typical screen-printed mono-Si 
solar cell (area: 239 cm2). 
The 𝐼⎼𝑉  curve of a solar cell under illumination is used to determine the most 
important parameters related to the cell’s power generation capabilities. The follow-
ing standard test conditions (STC) are defined for measuring the one-Sun 𝐼⎼𝑉 curve 
of a solar cell: illumination with 1000 W/m2 with the AM 1.5G spectrum at a cell 
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temperature of 25 °C. The energy conversion efficiency (𝜂) at STC of a solar cell 
defined at its mpp is   
𝜂 =
𝑃𝑚𝑝𝑝






An additional term, the ‘fill factor’ (𝐹𝐹) is defined which relates 𝑉𝑜𝑐 and 𝐼𝑠𝑐 to 𝑉𝑚𝑝𝑝 






𝐹𝐹 may also be interpreted as the ratio of the areas of the largest rectangle (shaded 
rectangle in Fig. 2.3) that can be fitted in the 𝐼⎼𝑉curve and the rectangle with sides 









The scope of this thesis covers metallisation methods applicable to homojunction Si 
solar cells and amorphous Si (a-Si:H)/c-Si heterojunction Si solar cells, both 
fabricated on mono-Si wafers. The fabrication of both of these solar cell types is 
briefly described in this section.   
2.3.1 Homojunction silicon wafer solar cells 
Most industrial mono-Si solar cells are homojunction solar cells. A typical example 
of this cell type is the aluminium back surface field (Al-BSF) cell shown in Fig. 2.4. 
The Al-BSF cell includes a boron-doped p-type Czochralski (Cz) Si <100> oriented 
base, a phosphorus-doped (commonly by diffusion) n+ Si region (“emitter”) at the 
front, and an Al-alloyed p+ region at the rear (“back surface field”). The emitter and 
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back surface field regions of an Al-BSF cell may also be referred to as “electron 
collector” and “hole collector”, respectively, in the terminology recommended by 
Cuevas [14]. A dielectric layer on the front serves as a surface passivation and anti-
reflection layer. The front and rear electrodes are commonly formed by screen 
printing of metallic pastes. 
 
Fig. 2.4 Schematic of an Al-BSF cell  
As a first process step, as-cut Cz wafers (commonly ~200 μm thick) are etched in a 
potassium hydroxide (KOH) solution to remove the saw damage from the wafering 
step (typically wire sawing of Cz Si ingots). The wafers are then textured in a KOH 
and isopropanol (IPA) solution. KOH etches Si crystallographic planes with a <100> 
orientation faster than planes with a <111> orientation [15]. This anisotropic etching 
creates pyramidal structures on the wafer surface with square bases (<100>) and 
intersecting <111> oriented crystallographic planes as the pyramid walls. The 
crystallographic orientations lead to a characteristic angle of 54.7° between the 
pyramid walls and the base. The heights (or base length) of pyramids across a 
textured surface are randomly distributed and are hence commonly referred to as 
random pyramids. Random pyramid height distribution and its influence on contact 
formation are discussed in more detail in Chapter 4. Textured front (illuminated) 
surfaces of solar cells minimise optical reflection losses due to multiple reflections of 
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incoming light [16]. A textured front surface in combination with a reflective back 
surface (example: a rear dielectric and metal stack) also improves light trapping 
within the solar cell [17].  
The textured wafers are then wet-chemically 5  cleaned by a standard cleaning 
sequence: Radio Corporation of America (RCA) clean 1 and 2 [18], an HF dip, and a 
deionised (DI) water rinse. RCA 1 uses a solution of ammonium hydroxide (NH4OH) 
and hydrogen peroxide (H2O2) to remove organic impurities and RCA 2 uses a 
solution of hydrochloric acid (HCl) and H2O2 to remove metallic impurities.  
The wafers are then phosphorus-diffused in a furnace (tube furnace or inline belt 
furnace) to create the p-n junction. An inline furnace uses a spray-on liquid dopant 
source like phosphoric acid (H3PO4) whereas a tube diffusion furnace uses a gaseous 
dopant source like phosphorus oxychloride (POCl3). Peak diffusion temperatures 
around 900 °C are typically used in a diffusion furnace for silicon wafers. During the 
diffusion step a phospho-silicate glass (PSG) layer is formed on the wafer surface, 
which needs to be removed using an HF dip. As all wafer surfaces (front, rear, side 
edges) are diffused during this step, a shunt path is formed between the wafer’s front 
and rear surfaces, which needs to be disconnected (“edge isolation”). The edge 
isolation may be done by wet-chemical etching using strongly oxidising acids like 
nitric acid (HNO3) and sulphuric acid (H2SO4) followed by HF etching. Alternatively, 
the wafer can be edge isolated using a laser to isolate the parasitic junction at the 
edges. The laser edge-isolation step (if used) may be done as the last step of the solar 
cell fabrication process.  
A layer of amorphous non-stoichiometric silicon nitride (SiNx) is then deposited on 
the front surface by plasma-enhanced chemical vapour deposition (PECVD). The 
thickness of the SiNx layer is chosen such that the reflected light waves from the 
                                                     
5  Wet chemistry refers to the use of liquid chemicals. 
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surface of SiNx film and the surface of the Si wafer underneath interfere destructively, 
and hence the SiNx film serves as an antireflection coating. Textured Cz Si wafers 
with an antireflection coating of SiNx typically can achieve a solar weighted average 
reflectance (WAR) of ~ 2% in the 300 - 1000 nm range [19]. The SiNx layer also 
provides excellent surface passivation of the n+ Si front surface [13].   
The wafers are then metallised by screen printing of metallic pastes. Typically this is 
done in three printing steps: printing of the front silver (Ag) grid electrode followed 
by printing of the rear full area Al electrode, followed by the printing of the rear area 
Ag/Al busbars6 (not shown in Fig. 2.4). After printing, the cells undergo a rapid (total 
duration ~ 1 min) thermal treatment called “firing” which leads to contact formation 
(see Section 2.6 for more details about firing). On the rear surface, the Al paste alloys 
with the Si wafer to create an Al doped p+ Si region [20]. 
Metallisation technologies for Si wafer solar cells are discussed further in Section 2.6. 
Metallisation of phosphorus-doped n+ Si with Ag pastes is investigated in Chapter 4. 
The Ag electrode formed on n+ Si regions may also be thickened by light-induced 
electrochemical deposition (plating) of Ag to improve the conductivity of the metal 
electrode [21]. Ag light-induced plating also has a beneficial influence on the printed 
Ag - n+ Si contact resistance; this influence is discussed in Chapter 5.  
2.3.2 Heterojunction silicon wafer solar cells 
a-Si:H/c-Si heterojunction Si (abbreviated as “HET” in this work) solar cells are a 
hybrid Si wafer/thin-film cell type. HET cells have the potential to reach very high 
open-circuit voltages (and hence high efficiency) [22-29] due to the excellent 
interface passivation provided by intrinsic hydrogenated amorphous Si layers 
[a-Si:H (i)] layers on Si wafer substrates. The highest open-circuit voltage (750 mV, 
front and rear contacted cell structure [28]) and cell efficiency (25.6%, rear-contacted 
                                                     
6  Rear busbars were excluded for solar cells fabricated as part of experiments discussed in the 
following chapters.   
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cell structure [29]) for Si wafer single junction (non-concentrator) solar cells have 
both been reported on HET cells by the Japanese company Panasonic.     
The structure of the HET cells investigated in this thesis is shown in Fig. 2.5. The cell 
substrate is typically an n-type Cz or float-zone (FZ) Si wafer with <100> orientation, 
with a-Si:H (i) layers on both wafer surfaces for interface passivation. A boron-doped 
p+ a-Si:H layer forms the emitter (or hole collector [14]) and a phosphorus-doped n+ 
a-Si:H layer forms the back surface field (or electron collector [14]). The intrinsic and 
doped layers are all deposited by plasma-enhanced chemical vapour deposition 
(PECVD). Both the front and rear electrode consists of a transparent conductive oxide 
(TCO) layer and a metal contact. The schematic in Fig. 2.5 shows a monofacial HET 
cell with a metal grid on the front and full-area metal on the rear. HET cells may also 
be bifacial, with a rear metal grid instead of a full-area rear metal layer [22]. The HET 
cell investigations of this thesis are limited to monofacial cells.  
 
Fig. 2.5 Schematic of a HET cell. 
HET cells follow similar operating principles as homojunction Si wafer solar cells 
(see Section 2.1). For HET cells, the c-Si wafer is the absorber and carrier selective 
contacts are formed by a-Si:H/c-Si heterojunctions. As a-Si:H has a higher bandgap 
than c-Si, conduction and valence band offsets ( ∆𝐸𝑐  and ∆𝐸𝑣  respectively, with 
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∆𝐸𝑣 > ∆𝐸𝑐 [30]) are formed at both a-Si:H/c-Si interfaces. Fig. 2.6 shows the energy 
band diagram of a HET cell under thermal equilibrium. The band offsets between 
a-Si:H and c-Si lead to additional carrier selectivity as compared to homojunction 
cells. An inversion layer exists within the c-Si wafer at the a-Si (i/p+)/c-Si interface 
[31]. This is illustrated in Fig. 2.6 by the large band bending in c-Si at the a-Si (i/p+)/ 
c-Si interface. Charge carrier separation occurs at the inverted surface region of the 
c-Si wafer. For a discussion on the influence of the inversion layer on hole collection 
for HET cells, the reader may refer to Ref. [32]. For a detailed description of various 
aspects of intrinsic and doped a-Si layers and alternative a-Si “alloys” for HET cell 
application, the reader is referred to Mueller’s thesis [33].   
 
 
Fig. 2.6 Simplified energy band diagram of a HET cell under thermal equilibrium 
(after [34]). 𝐸𝐹  denotes the Fermi energy level and 𝐸𝑐 , 𝐸𝑣  denote the edges of the 
conduction and valence bands respectively. ∆𝐸𝑐 and ∆𝐸𝑣 denote the conduction and 
valence band offsets respectively between a-Si and c-Si. ∆𝐸𝑣 has been experimentally 
determined to be larger than ∆𝐸𝑐 [30]. An inversion layer exists at the left surface of 
the c-Si wafer and is illustrated by the large band bending in c-Si at this surface. 
The wet-chemical damage etching, surface texturing and cleaning steps for HET cells 
are the same as the steps described in Section 2.3.1 for homojunction solar cells. 
Following the wet-chemical steps, the a-Si:H layers of HET cells are deposited by 
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PECVD.7 First, a-Si:H (i) layers are deposited on both sides of the wafer using silane 
(SiH4) and hydrogen (H2) as the PECVD process gases. Then doped a-Si:H layers are 
deposited using additional doping gases: diborane (B2H6) for p-type doping and 
phosphine (PH3) for n-type doping. The thickness of the intrinsic and doped a-Si 
layers plays an important role for the HET cell performance. In general, the thickness 
of all a-Si layers should be minimised to minimise parasitic photon absorption in 
these layers and ensure that most of the incident photons are absorbed in the Si wafer 
[35, 36]. The doped a-Si:H layers are typically restricted to ≤ 15 nm thickness and 
this involves a trade-off between the doping efficiency and the optical transparency of 
these layers. In addition, the a-Si:H (i) layers also pose barriers to carrier flow and 
thus the thickness of these layers should ideally be restricted to ≤ 5 nm to enable 
efficient carrier tunnelling. This involves a trade-off between the passivation proper-
ties and the ease of carrier transport through the a-Si:H (i) layers. Thicker a-Si:H (i) 
layers have a better passivation quality but also impede carrier flow due to a wider 
tunnelling barrier. Therefore, careful optimisation of the PECVD processes is critical 
to HET cell performance.  
After the deposition of a-Si:H layers, a transparent conductive oxide (TCO) layer is 
sputtered on each side of the cell. Commonly used TCOs are Al-doped zinc oxide 
(ZnO:Al, abbreviated as AZO) and indium tin oxide (solid solution of In2O3 and SnO2 
typically 90% In2O3, 10% SnO2 by weight; abbreviated ITO). The front TCO layer 
provides a laterally conductive layer for carrier transport between the front electrode 
grid fingers. Additionally, it also provides an antireflection layer with the same 
working principle as the SiNx layer for homojunction cells discussed in Section 2.3.1. 
The rear TCO layer forms an internal reflector with the rear metal and improves light 
trapping within the wafer [37].  
                                                     
7  A parallel-plate capacitively-coupled direct-plasma reactor with a radio frequency (13.56 MHz) 
power source was used for the experiments described in this thesis. 
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The front metal grid for HET cells is screen-printed using polymer-based Ag pastes 
which form a contact to the TCO surface after a low-temperature (~200 °C) annealing 
step. The rear full-area contact for HET cells may be formed by full-area screen 
printing of Ag pastes or by thermal/electron-beam evaporation of metals including Al 
or Ag. Alternatively, plating of inexpensive (relative to Ag) metals such as nickel 
(Ni) or copper (Cu) may also be used for metallisation of HET cells [38].  
Metallisation technologies for Si wafer solar cells (including HET cells) are discussed 
further in Section 2.6. Screen printing for HET cells and plating for HET cells are 
experimentally investigated in detail in Chapters 6 and 7, respectively.  
 
2.4 Characterisation techniques 
This Section provides a brief overview of the primary characterisation techniques 
used in this thesis.  
2.4.1 Current-voltage measurement 
𝐼⎼𝑉 measurement is the most important characterisation technique for a solar cell. 
Solar cell 𝐼⎼𝑉  curves under illuminated or dark conditions both provide valuable 
information. Cell 𝐼⎼𝑉 curves measured under one-Sun illumination at STC are used 
to determine 𝐼𝑠𝑐 , 𝑉𝑜𝑐 , 𝐹𝐹 and 𝜂. The dark 𝐼⎼𝑉 curve can be used to determine the 
cell’s series resistance (𝑅𝑠) by comparison with the one-Sun 𝐼⎼𝑉 curve [39]. Dark 
𝐼⎼𝑉 curves are also used to measure the cell’s shunt resistance (𝑅𝑠ℎ) which can be 
determined by the slope of the curve at very low voltages (for example in the voltage 
range from -50 mV to 50 mV). 𝐼⎼𝑉 characteristics of a solar cell have already been 
discussed in detail in Section 2.2.  
For solar cells it is common to normalise the cell’s current with the cell area and 
report current density instead of current. The current density of solar cells can be 
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compared irrespective of solar cell area. The Si wafer solar cells fabricated and 
analysed during the course of this thesis work varied in terms of the cell’s active area, 
therefore in subsequent sections current density-voltage (𝐽⎼𝑉) curves are reported 
instead of 𝐼⎼𝑉 curves. The active area of the cell is also reported with the 𝐽⎼𝑉 curves.  
At SERIS, one-Sun 𝐽⎼𝑉 curves were measured using a 𝐽⎼𝑉 tester with steady-state 
illumination (Aescusoft-SolSim 210) or discrete flashes (Sinton Instruments, 
FCT-350). Dark 𝐽⎼𝑉  curves at SERIS were also measured using the Aescusoft 
SolSim 210 𝐼⎼𝑉 tester. At Fraunhofer ISE, one-Sun 𝐽⎼𝑉 curves were measured under 
steady-state illumination using a PV Tools LOANA system.   
2.4.2 Spectral response  
The spectral response (SR) of a solar cell is the ratio of current generated by the cell 
to the power of the incident illumination, measured over a range of wavelengths 
(typically 300 nm to 1200 nm for c-Si cells) at short-circuit conditions. SR is 
normally expressed as the spectrally resolved external quantum efficiency (EQE) of a 
solar cell. EQE is the ratio of the number of electron-hole pairs separated by a solar 
cell to the number of incident photons. A cell’s EQE is directly related to SR by Eq. 
(2.4). Based on the definition of SR and EQE, these terms are indicative of a cell’s 
𝐽𝑠𝑐. 𝐽𝑠𝑐 is related to EQE by Eq. (2.5), where  (𝜆) represents the photon flux of the 
AM1.5G spectra (see Fig. 2.1) and the integral limits are for a c-Si solar cell. The 
photon flux at a specific wavelength is determined by dividing the spectral irradiance 
(Fig. 2.1) at the wavelength by the corresponding photon energy. The EQE can be 
corrected for the photons lost due to optical reflection by measuring the solar cell’s 
spectrally resolved reflectance (R), to determine the internal quantum efficiency 
(IQE) as per Eq. (2.6). EQE, IQE and R curves can be used to analyse the sources of 
𝐽𝑠𝑐  losses in a solar cell [40]. R for a solar cell may also be weighted with the 
AM1.5G solar spectrum (Fig. 2.1) and reported as the weighted average reflectance 
(WAR) over a specified range of wavelengths. WAR is useful for estimating front 
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surface reflection losses. SR was measured at SERIS using a FIMO-210 Aescusoft 
system with a measurement spot size up to 210 mm × 210 mm and at Fraunhofer ISE 


















Suns-𝑉𝑜𝑐  [41] is a modern variant of the 𝐽𝑠𝑐⎼𝑉𝑜𝑐  method [42]. The 𝐽𝑠𝑐⎼𝑉𝑜𝑐  method 
involves measurement of a solar cell’s 𝐽𝑠𝑐  and 𝑉𝑜𝑐  over a range of illumination 
intensities. A solar cell’s 𝐽𝑠𝑐⎼𝑉𝑜𝑐  curve is an approximation of the dark 𝐽⎼𝑉  curve 
without the influence of 𝑅𝑠 and therefore a comparison of the 𝐽𝑠𝑐⎼𝑉𝑜𝑐 and one-Sun 
𝐽⎼𝑉 curves provides an accurate means of determining 𝑅𝑠 [39]. A 𝐽𝑠𝑐⎼𝑉𝑜𝑐 curve can 
also be used to fit parameters of the two-diode model of a solar cell [42] without the 
complexity in curve fitting procedures due to 𝑅𝑠. However, measurement of 𝐽𝑠𝑐⎼𝑉𝑜𝑐 
curves is complicated as specialised instrumentation is required for measurement over 
a range of illumination levels. The Suns-𝑉𝑜𝑐 method simplifies this measurement by 
determining incident illumination using a calibrated reference cell rather than the 
actual measurement of 𝐽𝑠𝑐 at every illumination level. The investigated solar cell is 
illuminated by a flash lamp and the rate of decay of illumination is kept low enough 
for the cell’s 𝑉𝑜𝑐  to be assumed in a quasi-steady-state with illumination intensity 
over the range of illumination decay [41]. The illumination of the resultant 
illumination-𝑉𝑜𝑐 curve is expressed in units of “Suns” (where one Sun corresponds to 
an illumination intensity of 1000 W/m2) leading to a Suns-𝑉𝑜𝑐 curve. With a known or 
assumed value of the one-Sun 𝐽𝑠𝑐 , a Suns-𝑉𝑜𝑐  curve can be converted to a 𝐽𝑠𝑐⎼𝑉𝑜𝑐 
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curve. The Suns-𝑉𝑜𝑐 curve can also be expressed as a 𝑅𝑠-free pseudo 𝐽⎼𝑉 curve which 
approximates the one-Sun 𝐽⎼𝑉 curve without the influence of 𝑅𝑠 [41]. The pseudo 𝐹𝐹 
(𝑝𝐹𝐹) of the pseudo 𝐽⎼𝑉 curve is a useful term for 𝐹𝐹 loss analysis (discussed in 
detail in Chapter 3). Comparison between the pseudo 𝐽⎼𝑉 curve and the one-Sun 𝐽⎼𝑉 
curve also provides a method of determining the cell’s 𝑅𝑠 [41]. In this thesis Suns-𝑉𝑜𝑐 
curves have been measured using a Sinton Instruments Suns-𝑉𝑜𝑐  tester or a Sinton 
Instruments flash cell tester (FCT-400).  
2.4.4 Contact resistance measurement 
Metal-semiconductor contact resistance (𝑅𝑐) measurement is necessary for evaluating 
metallisation technologies for solar cells. 𝑅𝑐 can be measured via the transfer length 
method (TLM) [43]. The simplest implementation of TLM for 𝑅𝑐  measurement is 
shown in Fig. 2.7 with contact pads (black) on a semiconductor sheet (blue) with 
different separations between the contact pads [44].  
 
Fig. 2.7 Schematic of a linear TLM test structure with different separations between 
the contact pads. 
The total resistance (𝑅𝑇) between two contact pads is given by Eq. (2.7) where 𝑅𝑠ℎ𝑒𝑒𝑡 
is the sheet resistance of the semiconductor. 𝐿, 𝑑 and 𝑊 define the sample geometry 
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as per Fig. 2.7. 𝑅𝑐 is determined via a linear fit of 𝑅𝑇 as a function of the distance 









For Si wafer solar cells, dedicated test structures or isolated strips cut from metallised 
solar cells are required for TLM measurement. Fig. 2.8(a) shows a 5 mm wide 
isolated strip with 8 printed finger segments, cut from a finished solar cell with a 
dicing saw. In this case as the distance between adjacent fingers is constant, measure-
ments are done between adjacent fingers and then between fingers separated by an 
incremental number of intermediate fingers. Fig. 2.8(b) shows printed dedicated 
linear (labelled from 1 to 6) and circular TLM [45] test structures (pads with circular 
gaps) on a solar cell precursor.  
 
 
Fig. 2.8 (a) Photograph of a 5 mm wide strip with 8 finger segments cut from a 
finished cell for TLM measurement. (b) Photograph of dedicated test structures for 
TLM measurements printed on a 156 mm x 156 mm pseudo-square mono-Si wafer. 
The measured 𝑅𝑐  depends on contact area. Since the test structure/isolated strip 
contact area is not the same as the cell contact area, it is meaningful to use an area 
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weighted parameter called specific contact resistance8 (𝜌𝑐), as a figure of merit for 
evaluating metallisation technologies. 𝜌𝑐 can be determined from measured 𝑅𝑐  using 














The parameter 𝐿𝑇 is called transfer length and relates to the ease of current transfer 
between a semiconductor and a metal for the case when current flows laterally 
between two contacts (as shown in Fig. 2.7). 𝐿𝑇 can be interpreted as the distance 
over which most of the current transfers from the semiconductor to the metal contact 
[43]. For a low resistance contact 𝐿𝑇  may be much lower than the corresponding 
physical dimension of the contact (the contact width 𝑊 in Fig. 2.7). 
The linear TLM structure needs to be isolated from the rest of the wafer for accurate 
measurements, otherwise current flow in the semiconductor sheet may go beyond the 
region between the contacts, which is not considered by Eq. (2.8). For experimental 
results discussed in later Chapters, linear TLM structures were cut out from the wafer 
using either a dicing saw or a laser. Circular TLM structures do not have an isolation 
requirement because the structure design restricts current flow only in the defined 
area between an inner circular contact and the surrounding contact. However a 
correction factor is needed when using circular TLM structures to use the same 
mathematical treatment as the linear TLM structures [43]. At SERIS, both methods 
are used for contact resistance studies and have been verified to give equivalent 
results for control samples. 
The standard implementation of TLM assumes that 𝑅𝑠ℎ𝑒𝑒𝑡 underneath a metal contact 
is the same as the 𝑅𝑠ℎ𝑒𝑒𝑡 in the semiconductor’s unmetallised areas. It is useful to 
                                                     
8  Also referred to as contact resistivity or specific contact resistivity in literature. 
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avoid this assumption for printed and fired metal contacts as contact formation during 
firing involves etching of the doped Si region underneath the contact which may 
influence 𝑅𝑠ℎ𝑒𝑒𝑡 underneath the metal contact. To avoid this assumption, additional 
end line measurements [43] can be done with TLM measurements and it is possible to 
evaluate 𝜌𝑐  treating the 𝑅𝑠ℎ𝑒𝑒𝑡  under the metal contact as an additional unknown 
variable. For a detailed description of end line measurements the reader is referred to 
the book by Schroder [43].  
Contact resistance measurements were done at SERIS and Fraunhofer ISE using 
home-built setups comprising of sets of probes and DC source-measure units. These 
measurements were done in dark conditions.   
2.4.5 Scanning electron microscopy  
Scanning electron microscopy (SEM) is an electron microscopy technique that uses a 
focussed beam (spot diameter typically 10 nm or lower) of high-energy electrons 
(typically 1-15 keV) to probe a sample. Interaction of the high-energy electron beam 
(primary electrons) with a sample leads to a variety of signals, including secondary 
electrons (SE), back-scattered electrons (BSE), characteristic X-rays etc. BSE are 
electrons from the primary beam that undergo elastic collisions with the sample. BSE 
may be emitted back out of the sample or they may undergo further interactions 
within the sample. The energy distribution of BSE is a continuum that ranges from 
zero to the incident beam energy. The majority of BSE emitted for most samples have 
more than 50% of the incident beam energy [46]. SE are valence electrons of atoms 
in the sample ejected due to inelastic collisions with other high-energy electrons 
(either primary electrons or BSE). As SE are ejected as a result of inelastic collisions, 
they have very low energy (< 50 eV) and only the SE generated very close to the 
sample surface can escape the surface and be collected by detectors placed close to 
the sample surface [47]. SEMs rely primarily on SE detectors to form images of the 
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investigated surface. Samples are scanned by primary electron beams to generate two-
dimensional (2D) images. Each pixel of the image relates to the detector signal at that 
spot. As changes in surface topography influence the number of SE that can escape 
the surface [48], the SE signal provides surface topography information. The number 
of BSE depends strongly on the atomic number of elements in the sample (elements 
of higher atomic number produce more BSE [49]) and hence BSE contain elemental 
composition information. As the BSE can also produce SE, the signal of SE detectors 
(and hence the resultant SEM image) also has some elemental contrast [47]. The SE 
detector may also collect some low energy BSE, however separate BSE detectors are 
required to optimally collect BSE and form images with useful elemental contrast. 
SEM has been used (Carl Zeiss Auriga at SERIS and Hitachi SU-70 at Fraun-
hofer ISE) in this thesis to image metal-Si interfaces as well as bulk metal features 
such as metal fingers. 
2.4.6 Energy dispersive X-ray spectroscopy  
As mentioned in the previous Section, interaction of a high-energy electron beam 
(primary electrons) with a sample produces a variety of signals. One such signal is 
SE, i.e., valence electrons ejected with low energy from atoms in the sample, which 
form the basis of SEM. If the primary electrons are sufficiently energetic they may 
also eject inner-shell electrons from atoms in the sample. When an inner-shell 
vacancy is created in such atoms, an outer shell electron will relax to this lower 
energy state and emit a characteristic X-ray. Energy dispersive X-ray spectroscopy 
(EDX) is based on the detection of these characteristic X-rays and provides a method 
for elemental identification and quantitative compositional analysis. The set-up for 
EDX requires an additional X-ray detector integrated within the SEM setup. EDX 
measurements were done at Fraunhofer ISE using an EDAX, Si (Li) detector 
integrated in a Hitachi, SU-70 scanning electron microscope. 
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Unlike SE which are emitted from very close to the sample surface, characteristic 
X-rays can be emitted from the entire interaction volume of the primary electrons and 
the sample, which fundamentally limits EDX resolution to several hundred nano-
metres for bulk samples [50]. The dimension of the interaction volume, and hence 
EDX resolution, depends on the primary electron energy and the composition of the 
investigated sample. The interaction volume may be estimated by Monte Carlo 
simulations of primary electron energy dissipation in a sample [51]. Such simulations 
are discussed further in Section 4.4.1. 
2.4.7 Statistical surface profiling 
Statistical surface profiling by processing confocal optical microscope images can be 
used to accurately describe random-pyramid surface textures [52-55]. In this thesis an 
optical microscope from Zeta instruments and the image processing technique 
discussed in Reference [53] were used to statistically characterise random pyramid 
texture height distributions. The image processing technique involves detection of 
pyramid tips as local height maxima in three-dimensional (3D) microscope images. 
Since such images contain 3D information about each pixel, the height of each pixel 
representing a pyramid tip can be defined as the normal distance of the tip from a 
reference plane.  
As an example of this characterisation technique consider the 3D optical microscope 
image of a textured surface shown in Fig. 2.9. This image is analysed for local 
maxima in the z-direction to identify pyramid tips as per the image processing 
technique discussed in Reference [53]. A 2D projection of Fig. 2.9 with identified 
pyramid tips is shown in Fig. 2.10.  Once the pixels representing pyramid tips have 
been identified, their height is defined as the normal distance of the pixel from a 
reference “ground” plane parallel to the xy plane. The reference plane is defined such 
that only 5% of the smallest z coordinate pixels are either below it or contained 
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within it. The height data for all pyramids identified in the field of view (FOV) can be 
used to make a histogram of pyramids heights as shown in Fig. 2.11. The FOV as 
shown in Fig. 2.10 has dimensions 116 µm x 87 µm. 
 
 
Fig. 2.9 Exemplary 3D image of a pyramid textured surface at 100x magnification. 










Fig. 2.11 Histogram of pyramid heights for the FOV shown in Fig. 2.9 and Fig. 2.10. 
Experimental investigations using this technique are discussed in detail in Chapter 4 
and used to evaluate the influence of random pyramid height distributions on contact 
formation. For the surfaces analysed in Chapter 4, data from multiple FOVs on the 
same wafer were combined to make cumulative histograms for improved statistical 
analysis. 
2.4.8 Electrochemical capacitance-voltage profiling  
A semiconductor’s doping profile and especially the surface dopant concentration 
(𝑁𝑠 ) has a strong influence on metal-semiconductor contact formation (discussed 
further in Section 2.5). Therefore the doping profile needs to be evaluated for a com-
prehensive contact formation study. In this thesis electrochemical capacitance-voltage 
profiling (ECV) [56] was used to determine doping profiles of doped Si regions in 
solar cells. The measurements were carried out on a WEP Control CVP-21 profiler.  
ECV is based on Schottky barrier [57] formation between a semiconductor and a 
liquid electrolyte. The Schottky barrier is reverse biased and in such conditions the 
capacitance (𝐶 ) of the Schottky barrier depends on the electrically active dopant 
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concentration at the semiconductor surface [58]. Therefore capacitance-voltage (𝐶⎼𝑉) 
measurements provide a method of extracting the electrically active dopant concen-
tration. To get a doping profile along the depth of the sample, 𝐶⎼𝑉 measurements are 
alternated with electrochemical etching of the semiconductor (within the same 
electrolytic setup). Electrochemical etching is achieved by extracting holes from the 
semiconductor surface [56]. Extraction of holes leads to unbounded ionised cores of 
the semiconductor material at the surface which are etched via dissolution in the 
electrolyte. For a p-type semiconductor surface, holes are extracted under an applied 
positive bias. For an n-type semiconductor surface, holes are extracted by illumi-
nating the semiconductor (through the transparent electrolyte) under reverse bias. 
2.4.9 Photoluminescence and electroluminescence  
Photoluminescence (PL) or electroluminescence (EL) refer to photon emission by a 
semiconductor when excited by incident photons or an external bias, respectively. In 
both cases the emitted photons are a result of charge carrier excitation and subsequent 
radiative recombination [59]. The luminescence signal is collected by a Si charge 
coupled device (CCD) camera that produces a luminesce image. PL and EL are 
widely used for Si wafer solar cell characterisation, with applications including 
spatially resolved mapping of diffusion length [60, 61], Si wafer defects [62], 
minority carrier lifetime [63, 64], 𝑅𝑠  [65-68], diode-model parameters [69-71], 
electrical cell parameters (𝑉𝑜𝑐 , 𝐹𝐹, 𝑝𝐹𝐹, 𝜂) [70-72] etc. PL and EL were done at 
SERIS using a luminescence imaging tool from BT Imaging.  
In this thesis PL and EL were used for 𝑅𝑠 mapping for solar cells which is useful for 
finished cell loss analysis. 𝑅𝑠 maps were derived from biased PL images (i.e., 
luminescence images taken under conditions in which the cell was illuminated and  
maintained at a terminal voltage) using the method of Kampwerth et al. [66].  
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2.5 Theoretical metal-semiconductor contact models 
Metal-semiconductor junctions may have diode-like rectifying 𝐼⎼𝑉  characteristics 
(Schottky diodes) or linear 𝐼⎼𝑉 characteristics (ohmic contacts).  This thesis focuses 
on ohmic contact formation to Si wafer solar cells.  In order to understand the 
conditions under which a metal-semiconductor junction shows ohmic characteristics 
it is useful to review theoretical models of such junctions. An early theoretical 
description of metal-semiconductor junctions was given by Schottky [73] and Mott 
[74], and later expanded further by Schottky [57], based on energy barrier (“Schottky 
barrier”) formation at metal-semiconductor junctions.  
Fig. 2.12 shows the energy bands of a hypothetical metal and n-type semiconductor 
contact according to the Schottky model. When the metal-semiconductor junction is 
formed, the Fermi levels of the metal and the semiconductor align. Theoretically, 
Schottky barrier formation depends on the work functions (i.e., the energy gap 
between the Fermi level and vacuum level) of the metal (𝑚) and the semiconductor 
(𝑠). Three cases are possible: 
 
 
Fig. 2.12 Energy band diagrams of a metal-semiconductor contact according to the 
Schottky model (after [43]). Top figures show an isolated metal and n-type semi-
conductor. Bottom figures show metal-semiconductor junctions after contact 
formation.  
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1. 𝑚 < 𝑠 (accumulation contact): For Fermi level alignment the semiconductor 
surface is accumulated by electrons from the metal. As a result of the band 
bending (see Fig. 2.12 left) electrons (the semiconductor’s majority carrier) can 
flow freely from the semiconductor to the metal and from the metal to the 
semiconductor. 
2. 𝑚 = 𝑠  (neutral contact): No band bending takes place at the metal-
semiconductor junction and the semiconductor surface does not suffer 
accumulation or depletion (see Fig. 2.12 centre). Electrons can flow freely from 
the semiconductor to the metal and face a small energy barrier when flowing 
from the metal to the semiconductor. 
3. 𝑚 > 𝑠  (depletion contact): For Fermi level alignment, the semiconductor 
surface is depleted of electrons. An energy barrier (Schottky barrier) is formed for 
electron flow from the semiconductor to the metal and from the metal to the 
semiconductor (see Fig. 2.12 right). The energy required by an electron in the 
Fermi level of the metal to enter the conduction band of the semiconductor is 
defined as the Schottky barrier height for electrons (𝑏𝑛). 𝑏𝑛 depends on 𝑚 
and the semiconductor’s electron affinity (𝜒, i.e., the energy gap between the 
semiconductor’s conduction band and the vacuum level), see Eq. (2.10). 
Depletion contacts are inherently rectifying as forward biasing a depletion contact 
will lower the Schottky barrier and reverse biasing a depletion contact will raise 
the Schottky barrier. 
𝑏𝑛 = 𝑚 − 𝜒 (2.10) 
A similar discussion is valid for metal and p-type semiconductor junctions where 
holes are the majority carrier. For p-type semiconductors, accumulation contacts are 
formed when 𝑚 > 𝑠 , in this case holes do not face an energy barrier at the 
junction. When 𝑚 < 𝑠, a depletion contact is formed between a metal and a p-type 
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semiconductor. The corresponding Schottky barrier height for holes (𝑏𝑝) is given by 
Eq. (2.11). 
𝑏𝑝 = 𝐸𝑔 − (𝑚 − 𝜒 ) 
(2.11) 
From the above discussion, an accumulation contact represents the most favourable 
condition for ohmic contact formation since majority carriers can flow freely across 
the junction. In principle metals with a sufficient range of work functions exist to 
achieve an accumulation contact by choosing a metal of lower work function than the 
corresponding n-type semiconductor or a metal of higher work function than the 
corresponding p-type semiconductor. However, in practice there is no experimental 
evidence of accumulation or neutral contacts formed to Si with metals and only 
depletion contacts are observed [75]. While the Schottky model assumes ideally sharp 
boundaries at the metal-semiconductor junction, these conditions do not exist in 
reality even when metals are evaporated on semiconductors in ultra-high vacuum 
(10−9 Torr) conditions [76]. Deviations from the Schottky models are commonly 
attributed to the presence of interface states with energy levels within the semicon-
ductor’s bandgap, first postulated by Bardeen [77], which prevent accumulation 
contacts. These interface states “pin” the Fermi level and make the Schottky barrier 
relatively insensitive to 𝑚 [77]. The interface states may be due to dangling bonds 
at the surface, impurities or other defects.  
Cowley and Sze [78] extended the Schottky model using Bardeen’s theory and 
derived expressions for 𝑏𝑛  and 𝑏𝑝  by including a thin interfacial layer and 
interface energy states at the metal-semiconductor interface. They assumed that the 
interfacial layer is sufficiently thin (of the order of atomic dimensions) such that it 
does not pose an additional barrier to carrier transport, i.e., carriers can freely tunnel 
through this layer.  The Cowley-Sze expressions for 𝑏𝑛 and 𝑏𝑝 are given in Eq. 
(2.12) and Eq. (2.13).  
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𝑏𝑛 = 𝛾(𝑚 − 𝜒) + (1 − 𝛾)(𝐸𝑔 − 0), where 𝛾 =
𝜀𝑖
𝜀𝑖+𝑞𝑡𝐷𝑖𝑡
  (2.12) 
𝑏𝑝 = 𝐸𝑔 −  𝑏𝑛 (2.13) 
The parameter 𝛾 relates to the density of interface states (𝐷𝑖𝑡) and the thickness (𝑡), 
permittivity (𝜀𝑖) of the interfacial layer. A realistic assumption for the interfacial layer 
is a thin oxide layer on the semiconductor surface [79]. The parameter 0 relates to 
the energy distribution of the interface states. For Eq. (2.12), it is relevant to note that 
𝐸𝑔 > 0.  
In the limit 𝐷𝑖𝑡  →  0 or 𝑡 →  0 (i.e., the absence of interfacial states), 𝛾 →  1 and Eq. 
(2.12) and Eq. (2.13) reduce to the simple Schottky model as per Eq. (2.10) and Eq. 
(2.11) respectively. On the other, hand in the limit 𝐷𝑖𝑡  →  ∞, 𝛾 →  0 and 𝑏𝑛 and 
𝑏𝑝 become independent of 𝑚, i.e., Schottky barrier height becomes independent of 
the metal work function and depends only on the interface states. In real conditions, 
𝐷𝑖𝑡 will be finite and hence 𝛾 will be a number between 0 and 1. From slopes of 
linear fits of experimental data of 𝑏𝑛  and 𝑏𝑝 verses 𝑚 for evaporated metal 
contacts to n-type Si and p-type Si, 𝛾 has been determined to be ~ 0.3 for evaporated 
contacts to Si [75, 78]. In contrast the ideal Schottky model implies a slope of 1 for 
𝑏𝑛  versus 𝑚  (and -1 for 𝑏𝑝  versus 𝑚) . This observation leads to two 
inferences: interface states play an important role for metal-Si contact formation and 
the observed weak dependence of Schottky barrier height on metal work function 
makes it impractical to achieve ohmic contacts by barrier height engineering of 
depletion contacts. Therefore, for semiconductor devices ohmic contacts are formed 
by heavily doping the semiconductor surface to make the Schottky barrier of 




Fig. 2.13 Electron transport across a metal-n-type semiconductor Schottky barrier. 
The blue circles represent electrons and the curved arrows illustrate the transport 
mechanism across the barrier (after [43]). 
The width of the depletion layer for a depletion metal-semiconductor contact varies 
inversely with the square root of the semiconductor’s dopant concentration (𝑁) [43]. 
Majority carrier (electron) transport across a metal-n-type semiconductor Schottky 
barrier is illustrated in Fig. 2.13. The depletion region narrows on increasing the 
semiconductor doping. While the Fermi level moves closer to the conduction band 
edge with increasing doping, the magnitude of the Schottky barrier remains the same 
as per the ideal Schottky model, see Eq. (2.10). Qualitatively, for a wide Schottky 
barrier, electrons require enough energy to go over the energy barrier. Electrons with 
sufficient thermal energy can overcome the energy barrier and this process is called 
thermionic emission (abbreviated TE). For narrow Schottky barriers, electrons can 
freely tunnel through the barrier (field emission, abbreviated FE). For intermediate 
barrier widths, electrons may be thermally excited to a higher energy state where the 
barrier becomes sufficiently thin such that tunnelling may take place (thermionic-
field emission, abbreviated TFE). Thus TFE represents a combination of TE and FE.  
A quantitative description of TE over Schottky barriers was derived by Bethe [80]. 














𝐴∗ is called the Richardson constant and relates to the effective mass of electrons in 
the semiconductor ( 𝑚𝑒
∗) . 𝑇 , 𝑞 , 𝑘𝐵 , ℎ  and 𝑉  are temperature, elementary charge, 
Boltzmann constant, Planck’s constant and applied bias respectively.  
Padovani and Stratton [81] observed that the 𝐽⎼𝑉 characteristics of Schottky barriers 
formed on highly doped semiconductors did not obey Eq. (2.14). They developed FE 
and TFE models for Schottky barriers to explain this observation. According to their 
model the carrier transport regime (TE, TFE or FE) depends on the magnitude 
(relative to 𝑘𝐵𝑇) of a parameter called characteristic energy (𝐸0), defined as per Eq. 
(2.15). Where 𝑁 , 𝜀𝑠  and 𝑚𝑡𝑢𝑛
∗  are the semiconductor’s dopant concentration, 









The Padovani-Stratton model predicts that TE will be the dominant carrier transport 
mechanism across a metal-semiconductor junction when 𝐸0 ≪ 𝑘𝐵𝑇 . If 𝐸0 ≫ 𝑘𝐵𝑇, 
FE will dominate. For 𝐸0 ≈ 𝑘𝐵𝑇, thermionic-field emission will dominate. For Si 
with 𝑚𝑡𝑢𝑛
∗ = 0.3 𝑚𝑒 (𝑚𝑒 is the electron mass) [43], at 𝑇 = 298 K, the ratio 𝐸0/𝑘𝐵𝑇 
is given by Eq. (2.16). A detailed discussion of 𝑚𝑡𝑢𝑛
∗  (which depends on doping type 
and concentration) in Si is given in Reference [82]. 
𝐸0
𝑘𝐵𝑇
≈ 4 × 10−10√𝑁 (𝑖𝑛 𝑐𝑚−3) 
(2.16) 
From Eq. (2.16), at 𝑁 =  1019 cm-3, 𝐸0  is ~1.2 𝑘𝐵𝑇 and at 𝑁 =  10
20  cm-3, 𝐸0  is 
~4 𝑘𝐵𝑇. Therefore for metal-Si contacts a doping level of 10
19  cm-3 is likely to 
correspond to TFE carrier transport and beyond 1020  cm-3 FE is likely to be the 
primary contributor to carrier transport across the Schottky barrier. In the 
intermediate doping range (1019 - 1020 cm-3) carrier transport will occur through both 
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mechanisms TFE and FE. This model explains the onset of FE (i.e., the carrier 
tunnelling regime) with increasing semiconductor doping.  
For the sake of simplicity the case of metal contacts to uniformly doped 
semiconductors was considered for the discussion in this section. The regions 
contacted for homojunction Si wafer solar cells normally have a doping profile (see 
Fig. 5.1 in Chapter 5 for an example). In such cases the doping at the metallised 
surface of the semiconductor is relevant for metal-semiconductor contact formation.  
 
2.6 Metallisation technologies for silicon wafer solar cells 
2.6.1 Metal evaporation 
Metal evaporation processes involve heating a metal source in vacuum to produce 
vapours which solidify on contact with the deposition substrate (or the vacuum 
chamber’s walls). The metal may be evaporated by resistive heating by driving a 
large current through the metal source (thermal evaporation) or by heating the metal 
source with an electron beam (e-beam evaporation). Evaporated contacts may 
comprise of a single metal or a stack of metals.  An example of an evaporated metal 
stack is titanium (Ti)-palladium (Pd)-Ag [83, 84]. Ti forms a good electrical and 
mechanical contact to doped Si and Ag provides excellent conductivity. Pd is used to 
improve the adhesion of Ag on Ti [85].  Contact definition for evaporated contacts 
may be done by using a photolithography mask or a shadow mask. Photolitho-
graphically defined evaporated Ti-Pd-Ag contacts have been used in very high 
efficiency lab-scale Si wafer cells, notable examples of which are the University of 
New South Wales’ 25.0% efficient 9  “PERL” (passivated emitter, rear locally 
                                                     
9 The originally published efficiency of 24.7% was revised to 25.0% in 2008, after a revision of 
international standards for solar cell measurement [86]. 
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diffused) cell on FZ Si [87] and Fraunhofer ISE's 20.4% efficient10 multi-Si solar cell 
[88]. However, photolithographic patterning is a time-consuming and complex 
process and is not used for commercial solar cells. Likewise evaporation typically 
leads to poor utilisation of the source metal (due to deposition on chamber walls or on 
substrate masks for patterned evaporation) and is also not commonly used for 
industrial solar cell metallisation. Thus metal evaporation is largely confined to lab-
scale use for Si wafer solar cells. Although it is worth noting that as a proof-of-
concept Si wafer solar cells with in-line evaporated Al rear full area contacts [89] or 
front Al grids (shadow mask patterned) [90] have been demonstrated.  
In this thesis evaporated metal contacts have been used for fabricating the HET cells 
discussed in Chapter 7. The HET cells in Chapter 7 were fabricated with rear 
evaporated full area Ti-Pd-Ag contacts and the reference cell group additionally had 
photolithographically defined Ti-Pd-Ag front contacts.   
2.6.2 Metal printing 
Printing of metal pastes or inks can be used to form metal electrodes to solar cells. 
Screen printing is the standard metallisation technology for Si wafer solar cells. 
Screen printing involves printing a metal paste onto a substrate through a wire-mesh 
screen by the action of a squeegee. A schematic of the screen printing process is 
shown in Fig. 2.14. Fig. 2.15 shows a microscope image of a typical printing screen.  
The screen consists of a fine wire mesh which is permeable to pastes. The printing 
pattern is defined by an additional emulsion layer which is impermeable to pastes. In 
Fig. 2.15, the printed pattern on the substrate will be a line as per the emulsion-free 
region in the centre of the screen. 
                                                     
10 The originally published efficiency of 20.3% was revised to 20.4% in 2008, after a revision of 









Fig. 2.15 Microscope image of a printing screen with an 80 µm opening in the centre 
The primary components of metal pastes used for screen-printed metallisation of 
homojunction Si wafer solar cells are metal powder (typically either Ag or Al), 
organic solvents, organic binders and glass frits (typically a silicate glass containing 
lead oxide). As mentioned in Section 2.3.1, the Al-BSF cell shown in Fig. 2.4 
requires three printing steps: printing of the front silver (Ag) grid electrode followed 
by printing of the rear full-area Al electrode, followed by the printing of the rear 
Ag-Al busbars (not shown in Fig. 2.4). Each printing step requires a different metal 
paste. Screen printing of each metal paste is followed by a short drying step (around 
200 °C for 1-2 minutes). However, metal contacts are not yet formed after the drying 
step. Instead contact formation takes place during a high-temperature firing step. A 
typical firing temperature profile for Al-BSF solar cells is shown in Fig. 2.16. During 
firing, the glass frit in the front Ag paste melts and etches the front SiNx layer to make 
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a contact with the underlying n+ Si. On the rear surface, the Al paste alloys with the 
Si wafer to create an Al doped p+ Si region [20]. The chemical reactions leading to 
the etching of dielectric layers by glass frit additives during firing were discussed by 
Horteis et al. [91]. The firing step also sinters printed metal electrodes. Screen-printed 
metallisation of phosphorus-doped n+ Si with Ag pastes is investigated in Chapter 4.  
 
 
Fig. 2.16 Typical firing temperature profile for an Al-BSF cell. The profile was 
recorded during the firing process using a thermocouple soldered on a metal plate.  
In contrast to Si homojunction cells, the contact formation/metal sintering step for 
HET cells is restricted to moderate temperatures (preferably ≤ 200 °C) to prevent 
degradation of the cells’ thin a-Si:H layers [92]. Therefore, the drying step and 
metal/sintering can be combined in a single step. Furthermore, HET cells do not 
require etching of dielectric layers during metallisation and hence pastes for HET 
cells do not contain glass-frit additives. Screen-printed metallisation for HET cells 
with Ag pastes is discussed in Chapter 6. 
Copper (Cu) pastes for screen-printed metallisation of HET cells are also discussed in 
the literature [93]. However, these are still in the early stages of development. 
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Alternative printing technologies can also be applied for solar cell metallisation, for 
example stencil printing (a close variant of screen printing) [94], inkjet printing [95, 
96], aerosol printing [97, 98], flexographic printing [99], etc.  
2.6.3 Electrochemical metallisation 
Electrochemical metallisation or metal plating involves deposition of metal ions from 
a liquid ionic conductor (“electrolyte”) to a substrate. Electrolytes are normally salt 
solutions of the metal being plated (example: copper sulphate, CuSO4, is a common 
electrolyte for Cu plating).   
The plating process can be electrolytic plating (“electroplating” i.e., by externally 
applying the required potential difference), or light-induced plating (LIP, i.e., using 
the solar cell’s photovoltaic effect to create the potential difference), or electroless 
plating (using reducing agents). Electroless plating is not examined in this thesis.  
A schematic of the LIP process is shown in Fig. 2.17. An electroplating process is 
similar although the cell is not illuminated during electroplating. Also for 
electroplating the negative terminal of the power supply may be connected either 
directly to the cell surface being plated (if a sufficiently conductive seed layer is 
present for an electrolytic contact) or to the metal contact on the opposite cell surface. 
For both LIP and electroplating it is desirable to avoid a contact between the 
electrolyte and the cell terminal not being plated (to ensure that metal from this 
terminal does not participate in plating). This was ensured for the experiments 
discussed in Chapters 5 and 7 through the use of a sample holder which only exposed 




Fig. 2.17 Schematic of the LIP process. The diode symbol in the solar cell denotes 
the polarity of the cell terminals. 
Plating baths for LIP and electroplating processes include an anode which is typically 
made of the same metal that is being plated. Positively charged metal ions from the 
electrolyte (metal salt) are plated on the cell surface with a negative potential. During 
electroplating, the surface to be plated is maintained at a negative potential through a 
power supply. During LIP, the solar cell is illuminated and a negative potential is 
generated at the negative terminal of the cell. As a consequence LIP is applicable 
only for plating electrodes on negative terminals of solar cells. The metal consumed 
during plating is replenished in the electrolyte through the dissolution of the metal 
anode. Eventually the metal anode is fully consumed and is replaced. Considering Cu 
plating from a CuSO4 electrolyte as an example, chemical reactions that take place 
during plating are also noted in Fig. 2.17.  
Metal plating may be used to thicken printed electrodes or to fully form the entire 
electrode. Thickening of Ag screen-printed electrodes for homojunction cells by Ag 
LIP is discussed in Chapter 5. Nickel (Ni)-Cu electroplating to fully form electrodes 
for HET cells is discussed in Chapter 7. 
Several applications of metal plating for Si wafer solar cells (primarily for Si 
homojunction cells) are reported in the literature. The reader may refer to the recent 
review paper by Lennon et al. [100] for a summary of such applications. 
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3 Development of a fill factor loss analysis method for 
silicon wafer solar cells 
 
3.1 Introduction 
For silicon wafer solar cells it is extremely important to achieve high fill factors (𝐹𝐹) 
to maximize the power generation capabilities of the cell. The 𝐹𝐹 of silicon wafer 
solar cells is strongly influenced by recombination currents and ohmic resistances. To 
account for these effects the two-diode model of solar cells [42] is commonly used, 
which includes two diodes with saturation current densities 𝐽01 , 𝐽02  and ohmic 
resistors 𝑅𝑠 , 𝑅𝑠ℎ  (area-weighted)
11 in series and parallel to the diodes, respectively 
(Fig. 3.1).  
 
 
Fig. 3.1 Schematic of the two-diode model of a silicon wafer solar cell. 
Equation (3.1) represents the 𝐽(𝑉) equation for the two-diode model of solar cells. 
The 𝐽01 diode describes recombination currents in the quasi-neutral bulk and the two 
cell surfaces and. 𝐽02 recombination is most commonly attributed to Shockley-Read-
Hall (SRH) recombination [101-103] in the space charge regions of the cell and an 
ideality factor 𝑛2 =  2 is sometimes assigned to the 𝐽02  diode from SRH statistics 
[104], although deviations from this theoretical expectation have also been reported. 
                                                     
11 Area-weighted resistances have the unit Ωcm2 and represent the resistance in Ω multiplied by cell 
area.  
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Other proposed sources of 𝐽02 recombination are recombination at unpassivated solar 
cell edges [105] and recombination at localized regions with a high defect density 
[106, 107] which may lead to 𝑛2  >  2. In this work all recombination currents which 
do not follow the ideal-diode behaviour (i.e., unity ideality factor) are attributed to the 
second diode and referred to as 𝐽02  recombination. Furthermore, 𝑛2 is treated as a 
variable cell parameter.  
𝐽 = 𝐽𝑝ℎ − 𝐽01 (𝑒
𝑞(𝑉+𝐽𝑅𝑠)
𝑘𝑇 − 1) − 𝐽02 (𝑒
𝑞(𝑉+𝐽𝑅𝑠)






The 𝐹𝐹 loss analysis method introduced here does not involve fitting procedures to 
extract 𝐽01 , 𝐽02  and 𝑛2 . The motivation for avoiding fitting procedures is to avoid 
assumptions about 𝑛2 . As mentioned earlier, the sources of 𝐽02  need not strictly 
follow an ideality factor of two. Also, the 𝐽02 recombination of a solar cell can arise 
from more than one source and each 𝐽02 contributor may have a different ideality 
factor, which would again complicate fitting procedures. Hence the method proposed 
here is independent of the ideality factor of the 𝐽02 current and directly quantifies the 
lumped effect of all 𝐽02 sources on 𝐹𝐹. However, an ideality factor of two for the 𝐽02 
diode is used for error analysis in Section 3.3.  
For loss analysis or process optimization of solar cells, a method to quantify the 
losses in 𝐹𝐹  due to 𝑅𝑠 , 𝑅𝑠ℎ  and 𝐽02  recombination would be a powerful tool. A 
detailed loss analysis method for silicon wafer solar cells was previously proposed by 
Aberle et al. [40], which accounts for various current and power loss mechanisms for 
silicon wafer solar cells. This method considers the forward bias current of the cell at 
the maximum power point (mpp) as a power loss mechanism but does not distinguish 
between 𝐽01  and 𝐽02  components of the forward current. Such a distinction is 
necessary for a more detailed loss analysis because the 𝐽01 component and the 𝐽02 
component have different origins and influence cell performance differently. There-
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fore, in this Chapter, a new method is introduced to quantify loss in 𝐹𝐹 for silicon 
wafer solar cells operating under low-level injection (LLI). Greulich et al. [108] and 
Hoenig et al. [109] have previously proposed using the difference between an 
analytically determined upper limit of 𝐹𝐹  (𝐹𝐹𝐽01 , see Section 3.2.1 for a further 
discussion) and the pseudo fill factor (𝑝𝐹𝐹) measured by the Suns-𝑉𝑜𝑐 method [41], 
to quantify 𝐹𝐹  loss due to space charge region recombination. However, this 
approach is valid only if the effect of 𝑅𝑠ℎ  is negligible. In general, it is useful to 
consider the effects of a finite 𝑅𝑠ℎ for an accurate loss analysis, especially for cells 
with high 𝑉𝑜𝑐. Various analytical 𝐹𝐹 expression sets have been previously published 
and these are reviewed by Sanchez [110]. Most notable amongst the previous  
analytical expressions is the expression set published by Green [111] (since it 
conveniently leads to 𝐹𝐹  loss analysis). However, Green’s expressions include 
empirical terms. All analytical expressions introduced in the method discussed in this 
chapter (and in the Appendix) follow rigorous mathematical treatment and do not 
have empirical terms.  
The 𝐹𝐹 loss analysis presented here is complementary to the current loss analysis of 
Aberle et al. [40]. The 𝐹𝐹 loss information provided by this method also comple-
ments IR imaging techniques like electroluminescence or photoluminescence [65, 66] 
and lock-in thermography [112] which can be used to identify the spatial distribution 
of regions affected by 𝑅𝑠, 𝑅𝑠ℎ and high recombination. Only the one-sun 𝐽-𝑉 curve, 
series resistance at mpp (𝑅𝑠,𝑚𝑝𝑝 ) and 𝑅𝑠ℎ need to be determined to apply the method. 
The method is discussed in Section 3.2, followed by a rigorous analysis of the 
method’s approximations. The method is demonstrated on an 18.4% efficient inline 
diffused p-type silicon wafer solar cell and a 21.1% efficient heterojunction n-type 
silicon wafer solar cell. 
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3.2 Fill factor loss analysis method 
The procedure of the 𝐹𝐹  loss analysis method is discussed in this Section. The 
method involves first determining an upper limit of 𝐹𝐹 , followed by determining 
resistive 𝐹𝐹  losses and finally the determination of 𝐽02  recombination related 𝐹𝐹 
losses.  
3.2.1 Upper limit of fill factor 
As a first step a practical upper limit of 𝐹𝐹 is determined by assuming the absence of 
𝑅𝑠, 𝑅𝑠ℎ and 𝐽02. Since the 𝐹𝐹 in this case depends on J01 recombination, it is referred 
to here as the “𝐽01 limit” of fill factor
12 (𝐹𝐹𝐽01). In subsequent steps, the losses in 𝐹𝐹 
due to 𝑅𝑠, 𝑅𝑠ℎ and 𝐽02 are quantified. 
𝐹𝐹𝐽01  is determined by assuming the absence of 𝑅𝑠, 𝑅𝑠ℎ and 𝐽02. In this case Eq. (3.1) 
reduces to  
𝐽 = 𝐽𝑝ℎ − 𝐽01 (𝑒
𝑞𝑉
𝑘𝑇 − 1) . 
(3.2) 
Imposing the conditions 𝐽 =  0 at 𝑉 =  𝑉𝑜𝑐  and 𝐽 =  𝐽𝑠𝑐  at 𝑉 =  0, Eq. (3.2) takes 
the form: 









The 𝐹𝐹  of the 𝐽⎼𝑉  curve given by Eq. (3.3) is 𝐹𝐹𝐽01 and can be determined 
numerically using a simple spreadsheet. This procedure is used in this chapter to 
determine 𝐹𝐹𝐽01 , but it is useful to also discuss analytical methods to determine 𝐹𝐹𝐽01 . 
𝐹𝐹𝐽01  can be approximated analytically using the empirical analytical formula 
proposed by Green [111]. A new expression to obtain 𝐹𝐹𝐽01  is proposed in this work 
                                                     
12  This is more commonly called “ideal” 𝐹𝐹 in literature in reference to the ideal diode equation 
[113].  
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using the Lambert W-Function [114], 𝑊[𝑧]  which provides an exact analytical 
solution (derivation in the Appendix) as stated in Eq. (3.4). Although mathematical 
software is needed to evaluate this function. For the cells analysed in Section 3.4, 
𝐹𝐹𝐽01  determined by all three approaches discussed here matched within 0.01% 












To apply the next steps of the 𝐹𝐹 loss analysis, an approximation is made that 𝑅𝑠, 
𝑅𝑠ℎ  and 𝐽02  do not influence 𝐽𝑠𝑐  or 𝑉𝑜𝑐 . For 𝑅𝑠  and 𝑅𝑠ℎ  this approximation is valid 
within the range of these resistances determined in Section 3.3 (for the validity of a 
separate approximation introduced in the next step), therefore the influence of 𝑅𝑠 and 
𝑅𝑠ℎ on 𝐽𝑠𝑐 and 𝑉𝑜𝑐  is not separately discussed. While 𝐽02 affects both 𝑉𝑜𝑐  and 𝐹𝐹, at 
high voltages the 𝐽01  current dominates the cell’s electrical characteristics and the 
effect of 𝐽02 on 𝑉𝑜𝑐 is small. This approximation is revisited in Section 3.3. 
3.2.2  Quantification of loss mechanisms 
Considering the two-diode model at mpp (see Fig. 3.1), the terminal voltage and 
current density (subscript mpp added to 𝑉 and  𝐽) will be related to 𝑅𝑠 and 𝑅𝑠ℎ by Eq. 
(3.5) and Eq. (3.6). 
𝑉𝑚𝑝𝑝 = 𝑉0 − 𝐽𝑚𝑝𝑝𝑅𝑠 (3.5) 





From Eq. (3.5) and Eq. (3.6) the product 𝑉0𝐽0 can be determined and normalized with 

















An approximation is made here that 𝑉0, 𝐽0 is the mpp of the resistance-free cell. This 
is equivalent to the approximation that 𝑅𝑠 only shifts 𝑉𝑚𝑝𝑝 and 𝑅𝑠ℎ only shifts 𝐽𝑚𝑝𝑝. 
In general 𝑉0, 𝐽0 will not be the mpp of the resistance-free solar cell, however it will 
be sufficiently close to the mpp for a range of 𝑅𝑠  and 𝑅𝑠ℎ . The error due to this 
approximation is discussed in Section 3.3. Under this approximation, the 𝐹𝐹 of the 
resistance-free cell, 𝐹𝐹0, will be related to the 𝐹𝐹 of the real cell, 𝐹𝐹 by 










The 2nd and 3rd terms on the right hand side of Eq. (3.8) are the 𝐹𝐹 losses due to 𝑅𝑠 
and 𝑅𝑠ℎ: ∆𝐹𝐹𝑅𝑠 and ∆𝐹𝐹𝑅𝑠ℎ. Since these terms are obtained at mpp using measured 













The loss in 𝐹𝐹 due to 𝐽02 recombination, ∆𝐹𝐹𝐽02, is the difference between 𝐹𝐹𝐽01 , and 
the resistance-free fill factor, 𝐹𝐹0.  
𝛥𝐹𝐹𝐽02 = 𝐹𝐹𝐽01 − 𝐹𝐹0 (3.11) 
Thus Eq. (3.9), Eq. (3.10) and Eq. (3.11) together specify the 𝐹𝐹 loss due to 𝑅𝑠, 𝑅𝑠ℎ 
and 𝐽02 recombination. 
 
3.3 Error analysis 
The approximations made in Section 3.2 are analysed individually in this section to 
obtain a range of 𝑅𝑠, 𝑅𝑠ℎ and 𝐽02 for which the error is within acceptable limits. 
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Approximation 1: 𝐽02 recombination does not influence 𝑉𝑜𝑐 
Since the measured 𝑉𝑜𝑐 is used to determine 𝐹𝐹𝐽01 , neglecting the influence of 𝐽02 on 
𝑉𝑜𝑐  will lead to the under-estimation of 𝐹𝐹𝐽01 . Since 𝐹𝐹0 includes the effect of J02 
recombination, this approximation does not introduce an error in 𝐹𝐹0. Thus from Eq. 
(3.11), ∆𝐹𝐹𝐽02 will also be under-estimated. To analyze this error two sets of baseline 
(one-diode ideal) simulation parameters are defined. These parameter sets are 
summarised in Table 3.1. Baseline 1 represents a typical diffused-emitter p-type 
silicon wafer solar cell and Baseline 2 represents a high-efficiency n-type silicon 
wafer solar cell. For baseline 2 the 𝑉𝑜𝑐  and 𝐽𝑠𝑐  reported in [115] are used as an 
approximate reference.   
Table 3.1 Baseline parameters used to determine the error in 𝐹𝐹𝐽01  
 
Description Cell parameter Baseline 1 Baseline 2 
  (standard cell) (high-eff. cell) 
Simulation input  
parameter 
𝐽01 (A/cm
2) 1x10-12 2.5x10-14 
𝐽𝑝ℎ  (mA/cm
2) 37.0 40.5 
    
Resulting cell  
parameter 
𝑉𝑜𝑐  (mV) for 𝐽02 =0 625.3 722.4 
𝐹𝐹𝐽01 (%) 83.3 85.0 
 
The drop in 𝑉𝑜𝑐 when a 𝐽02 term (taking 𝑛2 = 2) is introduced to the baseline models 
is shown in Fig. 3.2 (top). It is clear that cells with higher 𝑉𝑜𝑐 will be affected more 
strongly by the presence of 𝐽02 recombination. The relative error in ∆𝐹𝐹𝐽02  is shown 
in Fig. 3.2 (bottom). The negative sign indicates that ∆𝐹𝐹𝐽02 is under-estimated. It can 
be seen that for the standard cell, ∆𝐹𝐹𝐽02  is within a relative error limit of 5 % for 
𝐽02 values up to 10
-7 A/cm2. For the high-efficiency cell, however the relative error 
reaches 10 % when 𝐽02 reaches 10





Fig. 3.2 (Top) Change in 𝑉𝑜𝑐 as a function of 𝐽02. (Bottom) Relative error in ∆𝐹𝐹𝐽02  as 
a function of 𝐽02. Top and bottom graphs have the same x-axis.  
 
Approximation 2: 𝑅𝑠 only shifts 𝑉𝑚𝑝𝑝 and 𝑅𝑠ℎ only shifts 𝐽𝑚𝑝𝑝 
The 𝐹𝐹 losses due to 𝑅𝑠 and 𝑅𝑠ℎ are calculated under this approximation. However, 
from the two-diode model it can be seen that the presence of either 𝑅𝑠 or 𝑅𝑠ℎ shifts 
the mpp in terms of both current density and voltage (see Fig. 3.3). 
The error due to this approximation was analysed by comparing the 𝐹𝐹 losses due to 
𝑅𝑠 and 𝑅𝑠ℎ calculated by Eq. (3.9) and Eq. (3.10) with the exact 𝐹𝐹 loss determined 
by the two-diode simulation. Again, the two sets of baseline parameters from Table 
3.1 were used with an additional 𝐽02 term (𝐽02  =  1.010
−9
 A/cm2, 𝑛2 = 2) added to 






Fig. 3.3 Effect of (a) increasing 𝑅𝑠 and (b) reducing 𝑅𝑠ℎ on the 𝐽⎼𝑉 curve of solar 
cells. The curves were obtained by a two-diode simulation with baseline parameters 
from Table 3.1 and additionally 𝑅𝑠ℎ = 10 kcm
2 for (a) and 𝑅𝑠 = 0.5 cm
2 for (b).  
For clarity some intermediate 𝐽⎼𝑉 curves have been omitted from (b) and only the 
mpp are shown. 
 
For both the standard cell and the high-efficiency cell the relative errors in ∆𝐹𝐹𝑅𝑠 and 
∆𝐹𝐹𝑅𝑠ℎ are within the 5 % limit for 𝑅𝑠 <  4 Ωcm
2 and 𝑅𝑠ℎ > 50 Ωcm
2. The negative 
sign indicates that ∆𝐹𝐹𝑅𝑠 and ∆𝐹𝐹𝑅𝑠ℎ  are under-estimated. However, the error criteria 
for ∆𝐹𝐹𝑅𝑠 and ∆𝐹𝐹𝑅𝑠ℎ needs to be more stringent because the error in these terms is 
transferred to ∆𝐹𝐹𝐽02  according to Eq. (3.8) and Eq. (3.11). If the absolute errors in 
∆𝐹𝐹𝑅𝑠 and ∆𝐹𝐹𝑅𝑠ℎ are 𝛿(∆𝐹𝐹𝑅𝑠) and 𝛿(∆𝐹𝐹𝑅𝑠ℎ), respectively, then the absolute error 
in ∆𝐹𝐹𝐽02, 𝛿(∆𝐹𝐹𝐽02), will be given by 





Fig. 3.4 Relative error in (a) ∆𝐹𝐹𝑅𝑠 as a function of 𝑅𝑠 and (b) ∆𝐹𝐹𝑅𝑠ℎ  as a function 
of 𝑅𝑠ℎ.  
 











     








∆𝐹𝐹𝐽02 𝛿(𝛥𝐹𝐹𝐽02) ≤ 0.2  % abs. 
positive  
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The error analysis is summarised in Table 3.2 It should be noted that while the errors 
due to 𝑅𝑠 and 𝑅𝑠ℎ behave similarly for standard cells and high-efficiency cells, the 
error due to high 𝐽02 is much larger for cells with high open-circuit voltage. The error 
limits determined for the high-efficiency cell may be generally applied to cells with 
open-circuit voltage exceeding 700 mV.  As a rule of thumb, the errors due to the 
approximations made in the 𝐹𝐹  loss analysis method will be small when 𝑅𝑠 ≤ 2 
cm2, 𝑅𝑠ℎ  ≥ 200 cm
2 and 𝐽02 ≤ 10
−7  A/cm2. This is likely to cover the entire 
practically important range of these quantities for silicon wafer solar cells. 𝑅𝑠 and 𝑅𝑠ℎ 
lead to a positive error in ∆𝐹𝐹𝐽02  and 𝐽02 leads to a negative error in ∆𝐹𝐹𝐽02 . Hence in 
cells affected by all three non-idealities (𝑅𝑠, 𝑅𝑠ℎ and 𝐽02), the error in ∆𝐹𝐹𝐽02  will be 
somewhat mitigated and the values in Table 3.2 can be taken to be the upper limits 
for errors.  
 
3.4 Examples of application of the method 
In this Section, the application of the 𝐹𝐹 loss analysis method is demonstrated on an 
inline-diffused p-type Si wafer solar cell and a heterojunction silicon wafer solar cell.  
3.4.1 Inline-diffused p-type silicon wafer cell 
The inline-diffused cell investigated here has a 1.6 Ω cm p-type Cz wafer base (area 
239 cm2) and an n+ inline-diffused homogeneous emitter. Front and rear contacts 
were formed by screen printing and co-firing of a front silver grid (H pattern) and rear 
full-area aluminium contact. A detailed description of the inline diffusion process is 
given in [116]. The one-Sun 𝐽⎼𝑉 and the pseudo 𝐽⎼𝑉 (from Suns-𝑉𝑜𝑐) curves of the 
cell measured on a one-Sun flash tester (Sinton Instruments) are shown in Fig. 3.5 
and the 𝐽⎼𝑉 parameters are summarised in Table 3.3. 𝑅𝑠,𝑚𝑝𝑝 was determined from the 
voltage shift at 𝐽𝑚𝑝𝑝 between the one-Sun 𝐽⎼𝑉 curve and the pseudo 𝐽⎼𝑉 curve [41]. 
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𝑅𝑠ℎ was determined by the inverse of the slope of a linear fit to the cell’s dark 𝐽⎼𝑉 
curve (not shown here) in the range 0 to 50 mV. 𝑝𝐹𝐹 represents the pseudo fill factor 
obtained from the Suns-𝑉𝑜𝑐 curve (82.6%) which as expected closely matches the sum 
of the measured 𝐹𝐹 and the ∆𝐹𝐹𝑅𝑠 term (82.5%). Measurement of the Suns-𝑉𝑜𝑐 curve 
or the 𝑝𝐹𝐹  is not necessary to apply the 𝐹𝐹  loss analysis since 𝑅𝑠,𝑚𝑝𝑝 may be 
obtained by other methods e.g. (a) comparison of the one-Sun 𝐽⎼𝑉curve and the 
shifted dark 𝐽⎼𝑉 curve [39] and (b) comparison of two or more 𝐽⎼𝑉curves at different 
illumination intensities [42, 117].  
 
 
Fig. 3.5 One-Sun 𝐽⎼𝑉 curve and Suns-𝑉𝑜𝑐 curve of the inline-diffused cell.  
 
 
Table 3.3 One-Sun 𝐽⎼𝑉 data and 𝐹𝐹 loss analysis results for the inline-diffused cell 
 
Cell parameters  𝑭𝑭 loss analysis 
       
Area (cm2) 239  𝐹𝐹𝐽01  (%) 83.4 
𝑉𝑜𝑐 (mV) 627.9  ∆𝐹𝐹𝑅𝑠 (% absolute) 2.1 
𝐽𝑠𝑐 (mA/cm
2) 36.4  ∆𝐹𝐹𝑅𝑠ℎ (% absolute) 0.3 
𝐹𝐹 (%) 80.4  ∆𝐹𝐹𝐽02 (% absolute) 0.6 
𝜂 (%) 18.4     
𝑉𝑚𝑝𝑝 (mV) 532.2     
𝐽𝑚𝑝𝑝 (mA/cm
2) 34.5     
𝑅𝑠,𝑚𝑝𝑝  (Ωcm
2) 0.41     
𝑅𝑠ℎ (Ωcm
2) 4.3x103     
𝑝𝐹𝐹 (%) 82.6     
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The 𝐹𝐹 loss analysis of this solar cell reveals that 𝐹𝐹𝐽01  is 83.4 %, and the drop to the 
cell’s measured 𝐹𝐹 of 80.4 % is primarily caused by 𝑅𝑠 (see Table 3.3). The sources 
of 𝑅𝑠 of this cell were analysed individually based on the unit cell approach of Mette 
[118]. The parameters used for determining the series resistance components and the 
calculated 𝑅𝑠 components are summarised in Table 3.4 and Table 3.5, respectively.  
Table 3.4 Parameters used to calculate 𝑅𝑠 components 
 
S. No Parameter  
   
1 Front electrode design 79 fingers, 3 busbars 
2 Wafer thickness (after texturing) ~ 170 µm 
3 Finger width 90 µm 
4 Busbar width 1.5 mm 
5 Emitter sheet resistance 70 Ω/□ 
6 Specific contact resistance 1 mΩcm2 
7 Front metal paste sheet  resistance 1.8 mΩ/□ 
 
Table 3.5 Calculated 𝑅𝑠 components 
  
S. No Component Resistance  
  (Ωcm2) 
1 Front busbar 0.02 
2 Front fingers 0.09 
3 Front contact 0.03 
4 Emitter 0.22 
5 Base 0.03 
 Total 0.39 
 
All 𝑅𝑠 components are within the limits expected from a screen printed silicon wafer 
solar cell. The close match between the calculated sum of 𝑅𝑠 components and the 
measured 𝑅𝑠,𝑚𝑝𝑝 indicates optimised processing.  
A spatial distribution of the cell´s 𝑅𝑠 determined by biased PL images (i.e., lumines-
cence images taken under conditions in which the cell was illuminated and  
maintained at a terminal voltage) using the method of Kampwerth et al. [66] is shown 
in Fig. 3.6. The basis of this method is to treat every pixel in a luminescence image as 
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a diode connected with a local series resistance to the terminal. The luminesce signal 
count of a pixel (𝑖, dimensionless number) is related to a the pixel’s voltage (𝑉𝑖) 
based on radiative recombination principles (Eq. 3.13) [65] and the drop between the 
terminal voltage of the cell (𝑉𝑡) and 𝑉𝑖 can be related to the local resistance at that 
pixel ( 𝑅𝑠,𝑖 , Eq. 3.14). Therefore 𝑖  is related to 𝑅𝑠,𝑖  as per Eq. 3.15. In these 
equations 𝐶𝑙 is a calibration constant (dimensionless), 𝐽 and 𝑉𝑡 are the current density 
and voltage as measured at the cell’s terminals. The detailed algorithm and 
mathematical treatment of the procedure that involves taking luminescence images at 
varying illumination intensities and terminal voltages to obtain an 𝑅𝑠 image of a solar 













Fig. 3.6 Spatial distribution of 𝑅𝑠 extracted from EL and PL imaging. 
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The 𝑅𝑠 image obtained represents a spatial distribution of the cell’s 𝑅𝑠, where bright 
regions represent a high resistance and dark regions represent a low resistance. Due to 
the grid electrode, there is an inherent variation in the cell’s 𝑅𝑠. For instance between 
two fingers, the regions closest to the fingers have a low 𝑅𝑠  (since the finger is 
connected to the terminal) and the regions in the middle of the fingers have a higher 
𝑅𝑠. The metal grid is designed to stop a few mm before the edge of the wafer to 
prevent shunting, therefore the edge of the wafer is unmetallised and the 𝑅𝑠 is locally 
higher at the edges. Due to the large cell area, some lateral variations in 𝑅𝑠  are 
expected and are normally related to process inhomogeneities. The region marked 
with a black loop on the right of this image, shows a sharp increase in resistance 
along a finger, this is typical of a disconnected finger region due to screen clogging 
while screen printing [119]. There is also a suspected disconnected finger region on 
the left of the image marked with a black loop. A few disconnected finger regions per 
cell is also typical of screen printing. Therefore, overall this cell shows a 𝑅𝑠 
distribution typical of a screen-printed solar cell. 
Since, the individual 𝑅𝑠 components (Table 3.5) and the spatial distribution of the 
cell’s 𝑅𝑠  (Fig. 3.6) are both typical of a screen-printed solar cell. Hence without 
altering the present process flow only a small improvement in 𝐹𝐹 can be expected via 
a lowering of the series resistance. A more effective route to improve the cell’s 𝐹𝐹 is 
therefore to improve the 𝑅𝑠ℎ and address the sources of 𝐽02 recombination. The 𝑅𝑠ℎ 
can be improved by an optimization of the chemical edge isolation step used for this 
cell. To reduce 𝐽02 recombination the inline diffusion step or the metal contact firing 
step may need further optimisation as these steps typically influence the space charge 
region recombination [120].  
The motivation for avoiding fitting procedures to extract 𝐽01, 𝐽02 and ideality factor 
has been discussed earlier in section 3.1. However, the Suns-𝑉𝑜𝑐 curve for the inline-
diffused cell fits the two-diode model very well [Fig. 3.7(a)] and it is possible to 
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unambiguously determine parameters of the two-diode model (𝑅𝑠ℎ was fixed to the 
value determined earlier and 𝐽01 , 𝐽02, and 𝑛2  were fitted here). Hence, the 𝐹𝐹  loss 
terms for at least this cell can also be determined by simulation of the two-diode 
model based on measured and fitted parameters. This was done by simulating the 𝐽⎼𝑉 
curve with 𝐽01 alone and sequentially including 𝐽02, 𝑅𝑠 (measured 𝑅𝑠,𝑚𝑝𝑝), and 𝑅𝑠ℎ to 
the 𝐽⎼𝑉 curve [Fig. 3.7(b)].  
 
 
Fig. 3.7 (a) Two-diode model fit to the measured Suns-𝑉𝑜𝑐  curve of the inline-
diffused cell. (b) Simulated 𝐽⎼𝑉 curves using measured and fitted parameters. For 
clarity two intermediate 𝐽⎼𝑉 curves are shown only in the inset. 
 
The results obtained [Fig. 3.7(b)] agree exactly with the 𝐹𝐹  loss analysis results 
(Table 3.3). The 𝐹𝐹 loss analysis results (Table 3.3) were compared to the Greulich/ 
Hoenig approach [108, 109] (i.e., ∆𝐹𝐹𝑅𝑠ℎ is assumed to be 0, ∆𝐹𝐹𝑅𝑠 =  𝑝𝐹𝐹 − 𝐹𝐹, 
∆𝐹𝐹𝐽02 =  𝐹𝐹𝐽01 − 𝑝𝐹𝐹) which leads to 𝐹𝐹𝐽01 =  83.4%, ∆𝐹𝐹𝑅𝑠 =  2.2%, ∆𝐹𝐹𝑅𝑠ℎ =
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0 and, ∆𝐹𝐹𝐽02 = 0.8%. The Greulich/Hoenig approach in this case over-approximates 
∆𝐹𝐹𝐽02  by 0.2% absolute by ignoring the losses across 𝑅𝑠ℎ  and hence additionally 
attributing the 𝐹𝐹  loss across 𝑅𝑠ℎ  to 𝐽02 . This illustrates that the influence of 𝑅𝑠ℎ 
should be considered for an accurate 𝐹𝐹 loss analysis. It is relevant to mention here 
that both the present 𝐹𝐹  loss analysis and the Greulich/Hoeing approach are 
influenced in the same way by the approximation discussed in Section 3.3. As per the 
discussion in Section 3.3 the error in the inline-diffused cell’s ∆𝐹𝐹𝐽02  term due to the 
𝑅𝑠 and 𝑅𝑠ℎ (0.41 Ωcm
2 and 4.3 kΩcm2) is <  0.01% absolute. 
3.4.2 Heterojunction silicon wafer solar cell 
The a-Si/c-Si heterojunction (HET) silicon wafer solar cell investigated here (Fig. 
3.8) has a 1 Ωcm n-type FZ wafer base (active device area 1.0 cm2) with intrinsic 
amorphous silicon suboxides (a-SiOx:H) as interface passivation layers. A detailed 
discussion for this cell structure is given in [27]. The one-Sun 𝐽⎼𝑉 curve for the cell 
measured on a one-Sun 𝐽⎼𝑉  tester (steady-state light source, WACOM) and the 
Suns⎼𝑉𝑜𝑐 curve measured on a Sinton Suns⎼𝑉𝑜𝑐 tester are shown in Fig. 3.9 and the 
𝐽⎼𝑉 parameters are summarised in Table 3.6. 𝑅𝑠,𝑚𝑝𝑝 and 𝑅𝑠ℎ were determined using 
the same procedures mentioned earlier for the inline-diffused cell. The 𝑅𝑠  value 
reported in [27] was determined from the slope of the one-Sun 𝐽⎼𝑉 curve at 800 mV; 









Fig. 3.9 One-Sun 𝐽⎼𝑉 curve and Suns-𝑉𝑜𝑐 curve of the HET cell. 
Due to the high 𝑉𝑜𝑐 of the HET cell, it is important to check if the cell operates under 
low-level injection (LLI) for most of the range between 𝑉𝑚𝑝𝑝 and 𝑉𝑜𝑐. An approxi-
mate check for LLI is to convert the quasi-Fermi level splitting under open-circuit 
conditions to injected carrier density (∆𝑛) and to compare this with the wafer doping 
(𝑁𝑑 for an n-type wafer). This leads to Eq. (3.16), if the cell is under LLI even at 










Table 3.6 One-Sun 𝐽⎼𝑉 data and 𝐹𝐹 loss analysis results for the HET cell. 
 
Cell parameters  𝑭𝑭 loss analysis 
       
Area (cm2) 1  𝐹𝐹𝐽01  (%) 84.7 
𝑉𝑜𝑐 (mV) 702.2  ∆𝐹𝐹𝑅𝑠 (% absolute) 4.8 
𝐽𝑠𝑐 (mA/cm
2) 38.3  ∆𝐹𝐹𝑅𝑠ℎ (% absolute) 0.0 
𝐹𝐹 (%) 78.6  ∆𝐹𝐹𝐽02 (% absolute) 1.3 
𝜂 (%) 21.1     
𝑉𝑚𝑝𝑝 (mV) 590     
𝐽𝑚𝑝𝑝 (mA/cm
2) 35.8     
𝑅𝑠,𝑚𝑝𝑝  (Ωcm
2) 1     
𝑅𝑠ℎ (Ωcm
2) 1x106     
𝑝𝐹𝐹 (%) 83.3     
 
The 1 Ωcm resistivity of the HET cell corresponds to a doping of 51015 cm-3 and the 
term on the right side of Eq. (3.16) is 682 mV. Since the 𝑉𝑜𝑐 of the HET cell is 20 mV 
higher than this limit, the cell’s bulk is likely to operate under the onset of high-level 
injection (HLI) conditions near open circuit. However, for most of the range between 
𝑉𝑚𝑝𝑝 (590 mV) and 𝑉𝑜𝑐 (702 mV) the bulk lies in LLI, and hence the influence of this 
transition on 𝐹𝐹 is probably small and is not considered here.  
Application of the 𝐹𝐹  loss analysis indicates that 𝐹𝐹𝐽01  is 84.7 % and significant 
losses in 𝐹𝐹 are caused by 𝑅𝑠  and 𝐽02 leading to a measured 𝐹𝐹 of 78.6%. 𝑅𝑠ℎ  for 
this HET cell is very high and no losses occur across it. Again, the sum of the 
measured 𝐹𝐹 and the ∆𝐹𝐹𝑅𝑠 term (83.4%) closely matches the 𝑝𝐹𝐹 obtained from the 
Suns-𝑉𝑜𝑐  curve (83.3%). Furthermore, the Suns-𝑉𝑜𝑐  curve of the HET also gave a 
reasonable fit to the two-diode model [Fig. 3.10(a)] and the fitting and simulation 
procedure was repeated as discussed earlier in section 3.4.1. The results obtained 
[Fig. 3.10(b)] were in good agreement (all terms match within 0.1% absolute) with 
the 𝐹𝐹  loss analysis. The results for the HET cell were again compared to the 
Greulich/Hoeing approach [108, 109], leading to 𝐹𝐹𝐽01 = 84.7%, ∆𝐹𝐹𝑅𝑠 = 4.7%, 
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∆𝐹𝐹𝑅𝑠ℎ = 0, ∆𝐹𝐹𝐽02 =  1.4%. In this case, as ∆𝐹𝐹𝑅𝑠ℎ  is indeed zero, there is good 




Fig. 3.10 (a) Two-diode model fit to the measured Suns-𝑉𝑜𝑐 curve of the HET cell. (b) 
Simulated 𝐽⎼𝑉  curves using measured and fitted parameters. For clarity an inter-
mediate 𝐽⎼𝑉 curve is shown only in the inset. 
 
 
3.5 Discussion of injection-dependent effects 
The 𝐹𝐹  loss analysis method presented in this chapter is based on the two-diode 
model of solar cells, where it is assumed that 𝐽01  is not injection dependent and 
follows an ideality factor of 1. No assumptions are made about the ideality factor of 
the 𝐽02 term and it may vary based on the source of 𝐽02 recombination. The conditions 
regarding 𝐽01 are valid under LLI in the absence of strong injection-dependent effects 
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in the bulk and on the cell’s two surfaces. The LLI condition can be verified for a cell 
by Eq. (2.14). If the bulk undergoes a transition from LLI to onset of HLI close to 𝑉𝑜𝑐 
(as was the case for the HET cell discussed earlier), then this transition is only likely 
to have a small influence on 𝐹𝐹. However, if the transition occurs close to 𝑉𝑚𝑝𝑝 then 
the 𝐹𝐹  will be additionally strongly affected by the onset of HLI. Other known 
injection dependent effects that can influence 𝐹𝐹 (even when the LLI condition is 
fulfilled) are injection dependent bulk lifetimes in boron doped Cz or multicrystalline 
wafers due boron-oxygen-related defects [122] and injection dependent surface 
recombination at silicon oxide (SiO2) passivated Si rear surfaces [123]. For cells 
affected by such injection-dependent effects, the ∆𝐹𝐹𝐽02  term calculated by the 𝐹𝐹 
loss analysis method will additionally include the influence of injection-dependent 
effects on 𝐹𝐹, since this term is obtained directly by the difference between 𝐹𝐹𝐽01  and 
the resistance corrected 𝐹𝐹0. In such cases, the gap between 𝐹𝐹𝐽01  and the measured 
𝐹𝐹  will be attributed to 𝑅𝑠 , 𝑅𝑠ℎ  and the lumped effect of 𝐽02  recombination and 
injection-dependent effects on 𝐹𝐹. Within the framework of this simple analysis it is 
not possible to separate the influence of 𝐽02 recombination and injection-dependent 
effects on 𝐹𝐹. An extended 𝐹𝐹 loss analysis considering injection-dependent effects 
is being developed by the author.  
 
3.6 Chapter summary 
A method was described to analyse the 𝐹𝐹 losses of silicon wafer solar cells due to 
series resistance, shunt resistance and 𝐽02 recombination. An error analysis revealed 
that the error due the method’s simplifying approximations is sufficiently small when 
𝑅𝑠  <  2 Ωcm
2, 𝑅𝑠ℎ  >  200 Ωcm
2 and 𝐽02  <  10
−7  A/cm2. This range is likely to 
cover the entire practically important range of these quantities for silicon wafer solar 
cells. Application of the 𝐹𝐹 loss analysis was demonstrated on an 18.4% efficient 
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inline-diffused 𝑝-type silicon wafer solar cell and 21.1% efficient HET 𝑛-type silicon 
wafer solar cell. It was further shown that if the two-diode model parameters can be 
unambiguously determined from a fitting of the cell’s Suns-𝑉𝑜𝑐 curve, then the 𝐹𝐹 
losses determined by simulation of the cell’s diode models with measured and fitted 
parameters closely match the results of the 𝐹𝐹 loss analysis method presented here. 
Limitations of the method for solar cells strongly affected by injection dependent 
effects were also discussed. 
The 𝐹𝐹 loss analysis method described here is a widely applicable loss analysis tool 




4 Investigation of the influence of random pyramid 
surface texture on silver screen-printed contact 
formation for homojunction silicon wafer solar cells 
 
4.1 Introduction 
Most industrial mono-Si wafer solar cells are metallised by screen printing using 
thick film pastes. Silver (Ag) screen-printed pastes are generally used to form 
electrodes to phosphorus-doped n+ Si. Traditionally Ag crystallites (i.e., isolated 
crystal units) grown into the n+ Si during the firing step have been identified to be 
primarily responsible for contact formation [124]. In the Ag crystallite model of 
contact formation it is assumed that current transport between bulk Ag finger and n+ 
Si takes place either directly via Ag crystallites in direct contact with bulk Ag or via 
tunnelling through a sufficiently thin glass layer separating Ag crystallites and bulk 
Ag [124, 125]. Tunnelling through the interfacial glass may be enhanced by dispersed 
Ag in the glass layer [126, 127]. Some authors have recently stressed the importance 
of nano-Ag colloids dispersed in the interfacial glass layer for contact formation and 
suggested that Ag crystallites may not be necessary for contact formation [128, 129]. 
The nano-Ag colloids dispersed in glass are assumed to aid a multi-step tunnel 
contact through the glass layer. It has also been suggested that current transport via 
Ag crystallites and nano-Ag colloids dispersed in the interfacial glass layer may 
co-exist [130].  
The contact formation of Ag thick film pastes to n+ Si regions depends on various 
aspects, including: surface topography, doping (commonly by diffusion) profile, 
dielectric layers, paste composition, and contact firing. The influence of doping 
profile [131, 132], dielectric layers [133], paste composition [91, 134, 135], and firing 
profile [131] on screen-printed contact formation is understood well enough to tailor 
these aspects to improve contact formation. However, there is still ambiguity about 
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the influence of surface topography in terms of the influence of random-pyramid 
surface texture on contact formation for mono-Si solar cells. As a result, there are no 
clear guidelines to tailor the anisotropic alkaline surface texturisation to improve Ag 
screen-printed contacts for mono-Si solar cells. Such guidelines would be especially 
useful since it has been shown in several previous studies that additives for alkaline 
texturisation baths enable improved control over the height and uniformity of 
pyramidal surface textures [136-141].  
In previous investigations, Cabrera et al. [142] and Han et al. [143] have both 
observed a sharp fall in fill factor (𝐹𝐹) for screen-printed p-type mono-Si solar cells 
when the surface is textured with pyramid heights smaller than 300 nm. Cabrera et al. 
explained this observation by suggesting that direct Ag crystallite contacts to the bulk 
Ag at pyramid tips are primarily responsible for current conduction to the n+ Si 
surface and discussing the glass coverage of pyramid tips [142, 144]. However, 
Cabrera et al. [142] observed almost no influence of pyramid height on 𝐹𝐹  for 
pyramids larger than 300 nm, whereas Han et al. [143] observed a variation in 𝐹𝐹 
without a clear trend. Additionally, in [142] a large fraction of the surface was 
observed to be untextured for three out of the five texture groups studied. This is 
undesirable with regards to a contact formation study, especially since it was shown 
in the same study that untextured surfaces lead to poorer Ag screen-printed contact 
formation than pyramid-textured surfaces. In another investigation, Ximello et al. 
[145] also observed an unclear trend in 𝐹𝐹 variation with pyramid height variation 
for screen-printed p-type mono-Si solar cells and attributed higher 𝐹𝐹  to 
“homogenous textures” without specifically addressing differences in contact 
formation. Therefore the influence of random-pyramid surface texture on Ag screen-
printed contact formation is still unclear.  
This chapter presents an experimental study to investigate the influence of random-
pyramid surface texture on Ag screen-printed contact formation using screen-printed 
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p-type mono-Si Al-BSF cell (see Section 2.3.1) groups fabricated with a controlled 
variation in the alkaline surface texturisation process. The pyramid heights are varied 
within mono-Si solar cell relevant ranges (no sub-micrometre height pyramid groups) 
and simultaneously, full pyramidal coverage is obtained for textured surfaces. It is 
observed that the cell groups fabricated on Cz wafers with smaller pyramids achieve 
higher average 𝐹𝐹 and lower average specific contact resistance than the cell groups 
fabricated on Cz wafers with larger pyramids. The variation in the surface 
texturisation process recipes and cell fabrication is discussed in detail by Basu et al. 
[146]. The focus of this Chapter is on microstructural aspects to gain insights on 
contact formation. The height distribution of the developed random-pyramid groups 
is statistically characterised, followed by a thorough scanning electron microscope 
(SEM) study of the Ag/n+ Si interface. The SEM observations are correlated with 
statistical parameters of pyramid height distributions to develop clear guidelines for 
tailoring random-pyramid surface textures to optimise Ag screen-printed contact 
formation to n+ Si. 
 
4.2 Experiment 
Three alkaline surface texturisation process recipes using potassium hydroxide 
(KOH), isopropanol (IPA) and potassium silicate (K2SiO3) solutions were developed, 
which led to random-pyramid surface textures on Cz Si wafers with small (“process 
A”, pyramid heights < 5 µm), medium (“process B”, pyramid heights < 6 µm) and 
large (“process C”, pyramid heights < 8 µm) pyramid heights as characterised by 
SEM (Fig. 4.1).  
The surface texture heights were varied by adjusting process temperature and KOH 
concentration. Process time was kept constant and optimally set (20 minutes) to 
ensure that all processes led to full pyramid coverage of the textured surface. Brief 
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details regarding the texturisation process recipes are given in Table 4.1. The role of 







Fig. 4.1 SEM micrographs of Cz Si wafer surfaces textured with processes A 
(pyramid heights < 5 µm), B (pyramid heights < 6 µm) and C (pyramid heights < 8 
µm). 
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With each of the three texture processes, fifty p-type Cz wafers (156 mm  156 mm, 
pseudo-square, 1-2 Ωcm resistivity) were textured and used for fabricating screen-
printed Al-BSF solar cells (forty five per process) and reflectance measurement 
samples (five per process). The cells were fabricated with the following process 
sequence after texturisation: inline phosphorus emitter diffusion followed by inline 
chemical edge isolation and emitter etch back (final emitter sheet resistance 70 Ω/sq, 
surface dopant concentration ~31020 cm-3) [147], front PECVD amorphous silicon 
nitride (SiNx) coating, screen printing (front Ag paste: DuPont PV 17F, rear Al paste: 
Monocrystal PASE 12D), co-firing.  The cell processing after texturisation was 
identical for the three cell groups.  
 
Fig. 4.2 WAR for the texturisation processes A, B and C.  
Front surface reflectance was measured on the additionally processed reflectance 
samples directly after surface texturing. These samples were then coated with a 
PECVD SiNx and fired (in order to have the same SiNx properties as the fabricated 
cells). The reflectance measurements were then repeated after SiNx deposition and 
firing. Average values of weighted average reflectance (WAR, weighted with the 
AM1.5 spectrum over the wavelength range 300 nm to 1000nm) for the samples are 
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shown in Fig. 4.2. No significant variation was observed in the WAR for these three 
processes indicating that the variation in the texturisation studied here did not 
influence cell optics. 
Similar average open-circuit voltages (𝑉𝑜𝑐) and short-circuit current densities (𝐽𝑠𝑐) 
were obtained for the three groups. High average 𝐹𝐹 (> 79.4%) were obtained for all 
groups but a significant variation in 𝐹𝐹 was observed, with cells in group A (small 
pyramids) showing the highest 𝐹𝐹 , followed by group B (medium pyramids) and 
group C (large pyramids). The 𝐹𝐹 variation led to a variation in cell efficiency (𝜂). 
Average specific contact resistances (𝜌𝑐 ) for the front Ag screen-printed contacts 
were determined based on a combination of transfer length method (TLM) and end 
line measurements [43] on several ladder TLM structures cut (using a dicing saw) 
from nine representative finished cells (three from each of the surface texture groups). 
The variation in 𝜌𝑐 was proposed as the factor primarily responsible for 𝐹𝐹 variation 
within the groups. The J-V data and 𝜌𝑐 values are summarised in Table 4.1.  
Table 4.1 Summary of  𝐽⎼𝑉 data and front specific contact resistances (𝜌𝑐) for mono-
Si solar cells fabricated on Cz Si substrates with a surface texture variation. 
 
Texturisation process Cell parameters 
 
 𝐽𝑠𝑐 𝑉𝑜𝑐 𝐹𝐹 𝜂 𝜌𝑐 
 
 (mA/cm2) (mV) (%) (%) (m.cm2) 
A 
80 °C bath temp. 
Average 
(45 cells) 
36.7 629.1 80.4 18.6 
2.9 
1.4% KOH Best cell 36.8 630.4 80.7 18.7 
B 
85 °C bath temp. 
Average 
(45 cells) 
36.6 628.6 80.2 18.4 
3.4 
1.4% KOH Best cell 36.7 629.4 80.4 18.5 
C 
80 °C bath temp. 
Average 
(45 cells) 
36.6 628.2 79.4 18.2 
5.3 
2.5% KOH Best cell 36.7 630.3 80.0 18.4 
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4.3 Statistical characterisation of pyramid height distributions 
Statistical characterisation of pyramid height based on confocal microscopy has been 
proposed as a means of accurately describing random-pyramid surface textures [52-
55]. In the previous section texture groups A, B and C were classified according to 
maximum heights (from SEM, Fig. 4.1) of ~5 µm, ~6 µm, and ~8 µm, respectively. 
The pyramid height distribution of each group was further characterised statistically 
using an optical profiling microscope (Zeta Instruments) and the method discussed in 
Reference [53]. For each texture group three representative finished cells were chosen 
and each cell was imaged (between grid fingers) at four spots. Each measurement 
spot represents an optical field of view (FOV) of 116 µm  87 µm, within which the 
pyramid height distribution was statistically characterised. Here, pyramid height was 
defined as the normal distance of a detected pyramid tip from a reference plane 
defined by 5% of the lowest pixels in each image.  
The cumulative height distribution for each texture group is shown in Fig. 4.3. The 
statistical parameters arising from these distributions are summarised in Table 4.2. 
For each texture group the individual FOV averages of pyramid height were within a 
range of ± 0.2 µm of the global average for the group and the individual FOV 
pyramid counts (and hence density) were within a range of ± 5% of the global 
average pyramid count for the group. The resolution of the profiling microscope with 






Fig. 4.3 Cumulative (twelve FOVs of area 116 µm x 87 µm each) histograms of 
pyramid heights for texturisation processes A, B and C. 
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Table 4.2 Summary of statistical parameters of pyramid texture height distributions. 
 
Statistical Parameter Texturisation Process 
 
A B C 
Height (µm) 
Average 2.5 3.1 3.9 
Std. Dev 0.7 1.0 1.3 
Pyramid count 
Average count per FOV 466 359 293 
Density (count/mm2) 45803 35247 28753 
 
Process A achieves the lowest average pyramid height and also the most uniform 
distribution (lowest standard deviation). Process C has the highest average pyramid 
height and the least uniform pyramid distribution and process B has intermediate 
values. Due to the smallest pyramid heights, process A also has the highest pyramid 
density (number of pyramid tips in a unit area) followed by processes B and C. These 
statistical parameters are correlated with the microstructure of contact interfaces in 
the next section.  
 
4.4 Investigation of contact microstructure  
4.4.1 Contact microstructure overview 
To get an overview of the various components involved at the Ag/n+ Si contact 
interface of the solar cells of this study, a cross section of the front contact was 
exposed by ion polishing (Hitachi, IM4000) and imaged with a SEM (Hitachi, 
SU-70). The cross-sectional SEM micrograph is shown in Fig. 4.4. The elements at 
the interface were identified by energy dispersive X-ray (EDX) spectroscopy (EDAX, 
Si (Li) detector). The EDX spectra at four locations (marked E1 - E4 in the central 
SEM micrograph in Fig. 4.4) are shown in Fig. 4.5. Based on EDX the distinct 
components at the contact interface can be clearly identified as bulk Si (E1), bulk Ag 
(E2), Ag crystallite (E3) and interfacial glass layer (E4). The carbon (C) peaks 
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detected in the spectra are probably stray impurities and are hence neglected. The 
bulk Ag has voids within its cross section, which is typical of screen-printed contacts. 
Several Ag crystallites similar to E3 are observed to have grown into the n+ Si 
surface. The interfacial glass layer is observed over the entire pyramid. The sites with 
the thinnest interfacial glass layer (marked 1 - 4 and enclosed in dashed rectangular 
boxes in the central SEM micrograph in Fig. 4.4) are also separately shown in Fig. 
4.4. The SEM cross-section shown in Fig. 4.4 is from a sample textured with process 
A, although the other process also had a similar interface with differences only in the 
height of the pyramids. 
 
 
Fig. 4.4 (Centre) SEM micrograph of the contact microstructure. SEM micrographs 
1 - 4 (left and right) show the thinnest interfacial glass layers sites marked with dotted 
boxes in the central SEM micrograph. 
While the resolution of the SEM is not sufficient to accurately determine glass layer 
thickness at these sites, qualitatively the glass layer appears thinnest over the 
crystallite locations marked 1 and 3. Based on these observations it can be inferred 
that the primary current transport path for these samples would be via tunnelling 
through the thin glass layer separating the Ag crystallites from the bulk Ag as per the 




Fig. 4.5 EDX spectra at locations marked E1 - E4 in the central SEM micrograph of 
Fig. 4.4.  
The EDX spectrum of the interfacial glass layer detects Si, oxygen (O), lead (Pb) and 
Ag. If Ag is dispersed in the glass layer then it would further enhance the tunnelling 
process. However Ag colloids or particles could not be observed within the glass 
layer by SEM. It should be noted that EDX detects elements within the excitation 
volume caused by dissipation of incident electron energy in the sample, which sets a 
fundamental limit on EDX resolution [148]. The excitation volume for the EDX 
measurements (operating accelerating voltage = 10 kV) was approximated in the 
glass layer by Monte Carlo simulations using the CASINO software [149]. The 
simulations predict that for the glass layer 95% of the incident electron energy is 
confined within a lateral radius (on the plane of the SEM image) of about 300 nm and 
a depth (into the plane of the image) of about 500 nm.  These limits may be used to 
define the excitation volume in the glass layer as elements outside these limits are not 
expected to give strong peaks in the EDX spectra. Considering the lateral spread of 
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the excitation volume, the Ag peak in the glass layer region may be due to the 
neighbouring bulk Ag region (see Fig. 4.4). Likewise the Si peak will be at least 
partially contributed by the neighbouring Si region. There´s further ambiguity in 
elemental detection in the glass layer due to the depth of the excitation volume. 
Therefore, the presence of Ag in the glass layer cannot be confirmed.  
4.4.2 Influence of texture height/pyramid density 
In order to investigate the impact of the pyramid surface texture height distribution on 
the Ag/n+ Si contact microstructure, the samples used previously for contact 
resistance measurements were etched in 69% nitric acid (HNO3) at 90 °C. For screen-
printed Ag contacts the HNO3 step removes the Ag metallisation but does not remove 
the interfacial glass layer at the bulk Ag/n+ Si interface. This implies that the Ag 
crystallites covered by the interfacial glass layer will not be affected by this step. 
Conversely, if there are some Ag crystallites not covered by interfacial glass (Ag 
crystallites in direct contact to bulk Ag metallisation) then these will also be removed 
by this step, leaving behind characteristic pits in the Si surface [144]. Several of the 
HNO3 etched samples were further etched in 5% hydrofluoric acid (HF) at room 
temperature, to additionally remove the interfacial glass layer and thus more clearly 
reveal the Ag crystallites grown into the n+ Si surface. These selective acid etching 
steps to expose the screen-printed Ag/Si interfaces are known from previous studies 
[131, 142].   
SEM micrographs of HNO3 etched representative samples with texturisation 
processes A, B and C are shown in Fig. 4.6. These micrographs provide insights on 
the glass coverage of the textured surface. For all processes a non-uniform layer of 
glass is observed on the textured surface. This is consistent with the cross-sectional 
SEM micrograph in Fig. 4.4 where the glass thickness can be seen to vary from tens 








Fig. 4.6 SEM micrographs of the glass coverage of textured surfaces observed after 
HNO3 etching of samples from cell groups A, B, and C. 
As per the observations discussed in section 4.4.1, it is reasonable to assume that only 
the Ag crystallites which are clearly visible through the glass layer (i.e., covered by a 
thin glass layer) in Fig. 4.6 would contribute to current transport, as otherwise the 
glass thickness will inhibit carrier tunnelling. For all three processes several 
crystallites can be clearly seen through the glass layer. This indicates that, irrespec-
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tive of pyramid height distribution, several sites are present where the glass layer is 
thin. Also even for process A (small pyramids) the cluster of small pyramids (circled 







Fig. 4.7 SEM micrographs of Ag crystallites observed after HNO3 + HF etching of 
samples from cell groups A, B, and C. 
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SEM micrographs of the textured samples after the HNO3 + HF step are shown in 
Fig. 4.7. These samples provide a clear view of Ag crystallites grown into the n+ Si. 
Samples from each texturisation process group show a dense Ag crystallite growth in 
the upper part of the pyramids (i.e., around the pyramid tips). In most cases the 
largest crystallites are observed directly at, or immediately adjacent to, the pyramid 
tip. In some cases crystallites are also observed at the intersection of the pyramid 
sidewalls. Previous studies [150-153] have concluded that excess P concentration 
may lead to Si crystal defects that serve as a nucleation site for Ag crystallite growth. 
This explains the preferential Ag crystallite growth at pyramid tips and sidewall inter-
sections since it is also known that after diffusion the P concentration (and hence Ag 
crystallite nucleation sites) will be higher at pyramid tips and sidewall intersections 
than the rest of the pyramid [154]. Interestingly, apart from the Ag crystallite growth 
in the upper part of the pyramids around the tips and some sidewall intersections, the 
rest of the pyramid surface does not have noticeable crystallite growth. Therefore the 
larger pyramids have a very large fraction of the surface which is unlikely to be 
involved in contact formation. As the contact sites are concentrated around the tips or 
in the upper parts of the pyramids, and even the smallest pyramids in Fig. 4.7A 
showed sufficient crystallite coverage (coupled with sufficiently thin glass coverage 
as observed in Fig. 4.6A), it can be concluded that maximising the number of 
pyramid tips in a unit area (i.e., pyramid density) will be beneficial for contact 
formation. This is in agreement with the statistical characterisation of the pyramids, 
as the texturisation process with the highest pyramid density (process A) achieved the 
highest 𝐹𝐹 (and lowest 𝜌𝑐) on finished cells (group A), followed by processes B and 
C.   
These observations also suggest that - within the range studied - variation of the 
pyramid height does not have a direct influence on glass coverage of pyramids or 
crystallite formation (see Fig. 4.6 and Fig. 4.7). 
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Evidence of direct Ag crystallite contacts to the bulk Ag was also observed, although 
very infrequently (isolated pyramid tips in only 4 out of more than 60 SEM micro-
graphs at different locations for HNO3 + HF etched samples). These direct-contact 
crystallites were identified by the characteristic pits left on the Si surface alongside 
other Ag crystallites still intact after HNO3 + HF etching (see Fig. 4.8, compare with 
the typically observed case in Fig. 4.7). Since the HNO3 and subsequent HF etching 
steps do not influence Ag crystallites covered by the interfacial glass layer, the 
occurrence of Ag crystallite pits indicates that these Ag crystallites were not covered 
by the interfacial glass layer. The high 𝐹𝐹 for the cells of this study, along with the 
very infrequent direct Ag crystallite contacts, suggests that a direct contact between 
bulk Ag and Ag crystallites is not a prerequisite for achieving high 𝐹𝐹 values.   
 
Fig. 4.8 SEM micrograph of Ag crystallite pit shapes characteristic of direct contact 
Ag crystallites. 
4.4.3 Influence of pyramidal texture uniformity 
The contact microstructure investigations also revealed a possible influence of 
pyramid height uniformity (standard deviation of height distribution) on contact 
formation, see Fig. 4.9 where areas are identified from cells textured with processes 
A, B and C and where adjacent pyramids have comparable heights. At these sites, the 
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adjacent pyramids also show comparable glass coverage. In contrast, Fig. 4.10 shows 
a region of a sample textured with process C that has a large disparity in the height of 







Fig. 4.9 SEM micrographs of the glass coverage of adjacent pyramids of comparable 
heights observed after HNO3 etching of samples from cell groups A, B, and C. 
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The circled smaller pyramids in Fig. 4.10 have thicker glass coverage than the 
adjacent large pyramid. At sites such as in Fig. 4.10, the smaller pyramids are 
unlikely to contribute significantly to contact formation, due to the thick glass 
coverage. It is reasonable to assume that cases with a large disparity in adjacent 
pyramid heights will be more common when the pyramid texture height distribution 
has a higher standard deviation (i.e., higher non-uniformity). This implies that non-
uniform pyramid height distributions would effectively have fewer pyramids that 
contribute to contact formation (i.e., some pyramids will be inactive due to thick glass 
coverage). This again agrees with the statistical characterisation of the pyramidal 
texture groups studied, as the process with the lowest standard deviation in pyramid 
height (process A) achieved the highest 𝐹𝐹 (and lowest 𝜌𝑐) on finished cells (group 
A), followed by processes B and C.   
 
Fig. 4.10 SEM micrograph of glass coverage of adjacent pyramids with a large 
disparity in height observed after HNO3 etching on a sample from group C.  
A hypothesis can be developed to explain the observation regarding the disparity in 
glass coverage based on the sizes of adjacent pyramids. During the firing step, the 
glass melts and can flow based on the substrate’s surface morphology. The glass flow 
during the firing step may be driven by capillary forces [126]. The glass coverage is 
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often observed to be relatively thicker at the base of a pyramid than at the tip 
(example: Fig. 4.4). This has also been observed in other studies [144]. Now 
consider, hypothetically, two adjacent pyramids of comparable height. In this case a 
thick glass deposit at the base of the pyramids will be contained in the pyramidal 
valley where there are only a few Ag crystallites (see Fig. 4.4) and the upper parts of 
both pyramids would have only a thin glass layer. As the upper part of the pyramids 
has been observed here to be the significant region for contact formation with dense 
Ag crystallites (see Fig. 4.6), such glass coverage would permit current conduction. 
Now consider a second hypothetical case with a large disparity in the heights of two 
adjacent pyramids where the smaller pyramid is only one-third of the larger 
pyramid’s height. Then the thick glass layer at the base of the larger pyramid may 
lead to thick glass coverage on the adjacent face of the smaller pyramid up to the 
small pyramid’s tip and several potential contact sites will be fully covered on the 
small pyramid. This hypothesis regarding the glass flow is further supported by the 
SEM micrographs in Fig. 4.11, also observed on a sample textured with process C. 
The right valley of the bottom pyramid has a very thick (~1 µm) glass deposit which 
appears to have flown down from the larger pyramids above.  
 
 
Fig. 4.11 SEM micrograph of glass coverage of a column of pyramids with a large 
disparity in height observed after HNO3 etching on a sample from group C.  
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4.5 Guidelines to tailor pyramid height distributions 
Based on the observations and discussion in sections 3 and 4, initial guidelines can be 
developed to tailor pyramid texture height distributions to optimise Ag screen-printed 
contact formation to n+ Si. Firstly, based on literature evidence, sub-micrometre 
pyramid height distributions are not suitable for solar cells because they negatively 
impact contact formation [142, 143] as well as cell optics (for crystalline Si solar cells 
wavelengths up to 1100 nm are relevant and optical diffractions effects increase cell 
reflectance when the surface feature size is smaller than the interacting wavelength) 
[155]. For pyramid height distributions where most of the pyramids are higher than 1 
µm, pyramid density is the most relevant parameter and should be optimised (i.e. 
maximised). Average pyramid height (> 2 µm investigated in this study) does not 
appear to have a significant influence on glass coverage or Ag crystallite formation 
and hence should be used only as a parameter for controlling pyramid density. Care 
should also be taken to achieve a narrow range of heights in the distribution (low 
standard deviation). Such a tailoring of pyramid height distributions may be achieved 
by using additives [136-141]  to improve the control over alkaline texturisation 
processes in tandem with statistical characterisation of pyramid height distributions.  
These guidelines are developed for the case when current conduction through Ag 
crystallites is prevalent at the Ag/n+ Si interface. In some previous studies, Ag screen-
printed contact formation to n+ Si was observed presumably entirely through nano-Ag 
colloids dispersed in the interfacial glass layer (as no Ag crystallites were observed at 
the contact interface) [128, 129]. For such cases the discussed guidelines will not be 
applicable. The dominant current conduction mechanism (Ag crystallites, or nano-Ag 
colloids, or both) at the contact interface is likely to depend on several factors, 
including the used paste, doping profile and firing temperature. Therefore, the contact 
microstructure should be checked for the presence of Ag crystallites before using 
these guidelines. It should also be noted that full coverage of textured surfaces with 
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pyramids was achieved here and pyramid nesting (smaller pyramids growing on the 
sidewalls of larger pyramids) was not significant.    
 
4.6 Chapter summary 
The influence of a random-pyramid surface texture on screen-printed Ag contact 
formation to n+ Si was studied experimentally for mono-Si solar cells. Screen-printed 
p-type mono-Si solar cell batches fabricated with a controlled variation in the alkaline 
surface texturisation process were used as a starting point for a detailed investigation. 
It was observed that cell groups fabricated on wafers with smaller pyramids achieved 
higher average 𝐹𝐹  and lower average front specific contact resistance than cell 
groups fabricated on wafers with larger pyramids.  To explain these observations, 
pyramid height distributions were characterised statistically and the distribution 
statistics were correlated to electrical solar cell measurements and a comprehensive 
microstructure investigation of the Ag/n+ Si contact interface. Statistical characteri-
sation of pyramid height distributions was demonstrated as an additional useful tool 
for studying contact formation. Pyramid height distributions were defined by three 
parameters: average pyramid height, pyramid density and standard deviation of the 
height distribution (i.e., uniformity). Using these investigations, the influence of each 
of these parameters on contact formation was clarified. The investigations suggest 
that pyramid density is the most important parameter for contact formation.  It was 
further observed that direct Ag crystallite contacts to the bulk Ag metallisation are not 
a prerequisite for achieving high 𝐹𝐹  (> 80%). Based on the insights from these 
investigations, guidelines were developed which should be useful to tailor the 
random-pyramid surface texture in order to optimise Ag screen-printed contacts to 
phosphorus-doped n+ Si.  
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Furthermore, as noted in the International Technology Roadmap for Photovoltaics 
2015 [156], industrial PV manufacturers of Al-BSF and similar cells types are rapidly 
transitioning towards lighter emitter doping and towards narrower front contact 
fingers. Both of these aspects make contact formation more challenging since the 
contact resistance increases when the surface doping is decreased or the finger width 
(and hence contact area) is decreased. Therefore, it is relevant to simultaneously 
identify means of maintaining high 𝐹𝐹  as contact formation becomes more 
challenging. Hence, the results regarding tailoring the surface texture are very 
relevant for industrial c-Si solar cells.   
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5 Experimental analysis of silver light-induced plating 
for homojunction silicon wafer solar cells 
 
5.1 Introduction 
Silver light-induced plating (Ag LIP), introduced in Section 2.6.3, is a well-known 
method to thicken printed electrodes formed to n+ regions in Si wafer solar cells to 
lower gridline resistance. The use of Ag LIP to provide a conductive capping layer 
over a fine-line, screen-printed and fired Ag metallization was shown to result in 
efficiency improvements of 0.3-0.4% absolute for Al-BSF (see Section 2.3.1) Si 
wafer solar cells compared to reference screen printed cells [21]. While the impact of 
Ag LIP on bulk metallization is widely understood and applied, another interesting 
effect of Ag LIP on screen-printed contacts to n+ Si regions is improved contact 
formation (reduction in contact resistance). The reduction in screen-printed Ag-Si 
contact resistance after Ag LIP has been attributed to either (a) the reducing action of 
the plating solution which may reduce the lead oxide (glass) layer at the Ag-Si 
interface (see Fig. 4.4) to lead [157], or (b) filling of voids at the screen-printed Ag-Si 
interface with plated Ag [152]. The exact mechanism of the improvement in contact 
resistance is probably still unclear.  
In this chapter the effect of a brief Ag LIP step on the contact resistance of fired 
screen-printed contacts to phosphorus diffused and ion-implanted n+ Si regions is 
evaluated. The Ag LIP step is kept brief to limit its influence on gridline conductivity 
improvement for fabricated cells and hence clearly evaluate the influence on contact 
resistance. A systematic characterisation of dopant concentration profiles by electro-
chemical capacitance-voltage (ECV) profiling is included to investigate the limits of 
the surface dopant (phosphorus) concentration of n+ Si regions which can be 
contacted by Ag LIP-enhanced screen printing.  
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5.2 Contacting lightly doped silicon regions 
For high-efficiency homojunction Si wafer solar cells it is desirable to have lightly 
doped regions on the front (illuminated) surface for a better “blue response,” i.e., 
higher quantum efficiency (QE) for wavelengths < 500 nm and consequently higher 
𝐽𝑠𝑐 . In the Al-BSF cell structure (see Fig. 2.4), it is therefore desirable to have a 
relatively lightly doped n+ Si region (“emitter”) on the front surface. Passivated 
lightly doped emitters also yield lower emitter saturation current densities which will 
improve 𝑉𝑜𝑐  [158]. However with traditional screen printing it is difficult to obtain 
good-quality metal contacts on n+ doped Si when the surface dopant concentration 
(𝑁𝑠) is less than 2x10
20 cm-3 [132]. As a compromise, the selective-emitter concept 
may be applied to create local highly doped regions, to form the metal contact, on 
otherwise lightly doped emitters. However, this adds additional processing steps such 
as laser doping [159], masking or etch-back [160] to cell fabrication. The selective-
emitter processing may also involve alignment or masking steps which have to be 
executed with a relatively low tolerance, which adds to processing complexity. Hence 
it is desirable to form high-quality screen printed contacts directly on lightly doped 
emitters. 
The Schottky model of metal-semiconductor contacts discussed in detail in Section 
2.5 explains the limitations in contacting lowly doped semiconductor surfaces. 
Summarising briefly the Schottky model discussion from Section 2.5, metal-Si 
contacts are depletion type contacts for both n-type and p-type doped silicon [75]. 
The contact resistance depends on the Schottky barrier height of the metal-
semiconductor junction and the surface dopant concentration (Ns) of the 
semiconductor (see Fig. 2.13). The Schottky barrier becomes narrower as 𝑁𝑠 
increases, and for n+ Si with 𝑁𝑠 > 10
19 cm-3 the barrier is narrow enough for carriers 
to tunnel through either via a direct tunnelling process (field emission) or via a 
combination of thermal excitation and tunnelling (thermionic field emission). Hence, 
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in principle, it is possible to form ohmic contacts to n+ Si with 𝑁𝑠  ~ 10
19 cm-3. 
However, practically this can only be achieved on n+ Si with evaporated Ti-Pd-Ag 
contacts [161]. With screen printing, using standard glass-frit containing pastes, it is 
difficult to obtain good contacts on n+ Si surfaces when 𝑁𝑠  < 2x10
20 cm-3. As 
discussed in Chapter 4, for screen-printed fired-through Ag contacts the Ag-Si 
interface is interrupted by an uneven glass layer (see Fig. 4.4). The glass layer is an 
additional tunnel barrier for carrier transport. Furthermore, the actual electrical 
contact area is much smaller than the total Ag finger area as contacts are formed by 
isolated Ag crystallites (see Fig. 4.4). Both of these factors degrade the contact and 
hence for screen-printed contacts 𝑁𝑠 needs to be higher than the corresponding limit 
of evaporated metals to obtain ohmic contacts. As mentioned in the previous section, 
Ag LIP has been observed to improve screen-printed Ag-n+ Si contacts, through an 
action attributed to either (a) reduction of the lead oxide (glass) layer at the Ag-Si 
interface to lead [157] or (b) filling of voids at the screen-printed Ag-Si interface with 
plated Ag [152]. Mechanism (a) would reduce the additional tunnel barrier due to the 
glass layer and mechanism (b) would increase the electrical contact area, therefore in 
either case the Ag LIP step will have a positive influence on contact formation. This 
influence is evaluated in the following sections of this chapter. 
An alternative to the additional Ag LIP step is to briefly dip (20s) finished screen 
printed solar cells in hydrofluoric acid (HF) to etch the interfacial glass layer. An 
experiment conducted by the author on brief HF treatment of screen printed Ag 
contacts is discussed in [162]. Although this approach was observed to reduce contact 
resistance at the screen-printed Ag-n+ Si interface, it also led to poor mechanical 
adhesion at the screen-printed Ag-n+ Si interface (the Ag electrode peeled off when 
probed for electrical characterisation). Therefore, HF treatment of finished solar cells 
is not viable process for screen-printed Ag-n+ Si contact resistance reduction. 
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5.3 Influence of silver light-induced plating on contact resistance 
The transfer length method (TLM) can be used to characterise metal-silicon contacts. 
Commonly used variants of the method involve measurements on either ladder 
(linear) or circular TLM structures [43]. Both the ladder and linear TLM structures 
are shown in Fig. 2.8 (b). As discussed in Section 2.4.4, the ladder TLM structure 
needs to be isolated from the rest of the wafer for accurate measurements while the 
circular TLM does not have an isolation requirement. At SERIS, both methods are 
used for contact resistance studies. The circular TLM structure and the isolated ladder 
TLM structure were verified to give equivalent results for control samples. Hence, for 
convenience, the circular TLM structures were used throughout this chapter for TLM 
measurements. 
5.3.1 Phosphorus-diffused silicon 
The test structures for these experiments were fabricated using a processing sequence 
similar to standard Al-BSF cell processing, but instead of the H-grid front electrode, 
circular TLM test structures were screen-printed on the front surface. Pseudo-square 
156 mm x 156 mm, p-type Cz mono-Si wafers with a bulk resistivity of 3-4.5 Ωcm 
were alkaline textured with KOH, followed by a wet-chemical cleaning sequence: 
RCA 1 and 2, a dilute HF dip and a DI water rinse. Phosphorus oxychloride (POCl3) 
diffusion in a horizontal tube diffusion furnace (Tempress TS81004) was used to 
produce a homogeneous n+ emitter with an average sheet resistance of 70 Ω/sq 
measured by a 4 point probe (4PP) mapping tool (CMT-SR2000-PV). After a PSG 
etch, a PECVD SiNx film was deposited on the front surface of the wafers in an inline 
PECVD reactor (Roth & Rau, SINA XS). The circular TLM test structures were 
screen-printed (DEK/BTU, PVP1200) on the front surface of the cells using a 
standard commercially available front side Ag paste. A full-area Al layer was printed 
onto the rear surface using a standard rear side Al paste. The front surface metalli-
sation was fired through the SiNx film during a co-firing step in a firing furnace 
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(Despatch UltraFlex). The wafers were then edge isolated on the front with a pulsed 
laser (nano second pulses, wavelength 532 nm) which was necessary for uniform Ag 
LIP.  
TLM measurements were carried out on the circular TLM test structures and 
afterwards Ag LIP was carried out for 4 min (for the process recipe used, the rate of 
thickening of fingers was ~1 µm/min). During the LIP process the solid Ag anode in 
the plating bath was positively biased and the rear full-area Al layer on the test 
structures was grounded as per the schematic in Fig. 2.17. A sample holder was used 
such that only the front surface of the cell was exposed to the electrolyte and the rear 
grounded surface stayed dry during the process.  
The gaps between circular rings of the test structure (see Fig. 2.7) were measured 
again (using an optical microscope) after the LIP step and TLM measurements were 
repeated. The 𝑅𝑠ℎ𝑒𝑒𝑡  extracted from each TLM measurement was verified to be 
within ± 5% of the 4PP measurements to ensure reliability of the TLM measurements. 
The phosphorus atom (electrically active as dopants) concentration profile achieved 
after diffusion (“diffusion profile”) was determined using an ECV profiler (WEP 
CVP21). The diffusion profile is shown in Fig. 5.1. From the profile, 𝑁𝑠  for the 





Fig. 5.1 Emitter diffusion profile determined by ECV. 𝑁  denotes active dopant 
concentration (phosphorus).  
The specific contact resistance (𝜌𝑐) determined from TLM measurements is plotted in 
Fig. 5.2. Under optimal firing conditions 𝜌𝑐 varied between 5 and 10 mΩcm
2. After 
Ag LIP on the same samples, 𝜌𝑐 improved to values of < 1 mΩcm
2. Several samples 
were also intentionally fired at conditions slightly different from the optimum 
condition (set peak temperature 50 °C lower than the optimum) and the contact 
quality degraded as expected. However, interestingly, after Ag LIP on the non-





Fig. 5.2 Boxplots of 𝜌𝑐  determined from TLM measurements (diamonds) and the mean 𝜌𝑐 
(circles). The middle horizontal line in the boxes represents the median of measured data. The 
upper and lower horizontal lines in the boxes represent the median of the data values above 
and below the overall median, respectively. SP stands for screen printing. 
 
5.3.2 Phosphorus ion-implanted silicon 
Circular TLM test structures with ion-implanted emitters were prepared with a P ion 
implantation step instead of the P diffusion step and otherwise a similar process 
sequence to the samples discussed in the previous section. Since ion implantation is a 
single-side process (unlike diffusion), the laser edge isolation step was not required 
for these samples. TLM measurements were carried on screen-printed and fired test 
structures before and after the Ag LIP step. ECV measured “doping profiles” of the 
phosphorus ion implanted n+ Si emitters are shown in Fig. 5.3. It can be seen that 𝑁𝑠 
of the ion-implanted emitters (summarised in Table 5.1) is much lower than the 
diffused emitter discussed in the previous section. It can also be seen that the ion-
implanted doping profiles are almost identical in shape and differ primarily in 𝑁𝑠 and 
hence provide an excellent tool for a comparative contact resistance study. The 4PP 




Fig. 5.3 Emitter doping profiles of ion-implanted emitters determined by ECV. 𝑁 
denotes active dopant concentration (phosphorus).  
 
Table 5.1 TLM measurements on ion-implanted emitters 
 
Profile 𝑹𝒔𝒉𝒆𝒆𝒕 𝑵𝒔 𝝆𝒄 after screen printing  𝝆𝒄 after additional Ag  
 /sq (cm-3 ) (mcm2) (mcm2) 
U1 64 1x1020 
Ohmic contact  
not formed 
0.2 
U2 68 9x1019 0.6 
U3 70 7x1019 1.0 
 
Before the Ag LIP step, TLM measurements on screen-printed fired contacts led to 
poor linear fits of measured data (𝑅𝑇 vs 𝑑 data as per Eq. (2.7) , symbols are defined 
in Section 2.4.4). Non-linear TLM data indicates that ohmic contacts were not formed 
on these low 𝑁𝑠 emitters during the firing step. After an additional Ag LIP step (4 
min) the gaps in the circular TLM structure were measured again and TLM measure-
ments were repeated. The results of these measurements are summarised in Table 5.1. 
From the TLM measurements it is clear that good ohmic contacts were formed after 
the additional Ag LIP step with 𝜌𝑐 between 0.2 and 1 mΩcm
2 (each 𝜌𝑐 value is an 
average value determined from measurements on four TLM structures). The 𝑅𝑠ℎ𝑒𝑒𝑡 
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extracted from each TLM measurement was verified to be within ± 5% of the 4PP 
measured profile average to ensure reliability of the TLM. 
The experiments on phosphorus diffused and ion-implanted n+ emitters demonstrate 
the strong positive influence of Ag LIP on contact resistance. The experiments on 
low-𝑁𝑠 ion implanted n
+ emitters highlight that Ag LIP-enhanced screen-printing can 
be used to contact low-𝑁𝑠 emitters which cannot otherwise be contacted by screen 
printing alone. 
It is worth noting that fully plated Ni-Cu electrodes to n+ Si may be able to directly 
contact the ion-implanted n+ emitters discussed in this section. However, due to time 
constraints Ni-Cu plated contacts have not been investigated here for homojunction 
cells (although such contacts are investigated for heterojunction cells in Chapter 7). 
For a detailed discussion of plated Ni-Cu to n+ Si the reader may refer to Bartsch’s 
thesis [163].   
  
5.4 Solar cell results 
Solar cells were fabricated with the U1 (𝑁𝑠 = 1x10
20 cm-3) ion-implanted emitter. The 
fabrication process sequence was similar to the ion-implanted TLM samples with an 
H-grid front electrode printed instead of circular TLM structures. One-Sun 𝐽⎼𝑉 
curves of the cells were measured after the screen printing and firing step. After these 
initial 𝐽⎼𝑉 measurements, Ag LIP was carried out for 4 min and 𝐽⎼𝑉 measurements 
were repeated. The results are shown in Fig. 5.4. 
The 𝐽⎼𝑉 measurements indicated poor 𝐹𝐹 (< 60%) before Ag LIP which is consistent 
with poor contact formation due to the emitter’s low 𝑁𝑠. Following Ag LIP, the cells’ 
𝐹𝐹 improved significantly to > 75%. The large improvement in 𝐹𝐹 demonstrates the 
significant reduction in contact resistance due to the Ag LIP step. Thickening of 
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fingers due to Ag LIP also contributes to the improvement in 𝐹𝐹 but lowering of 
electrode resistance after a brief Ag LIP step on full-height screen printed fingers can 
only account for minor improvements in 𝐹𝐹 (< 1% absolute). Thus, the large overall 
improvement in 𝐹𝐹  is primarily due to reduction in contact resistance. The large 
improvement in 𝐹𝐹 is also primarily responsible for the increase in the cells’ 𝜂 after 
Ag LIP.  
 
 
Fig. 5.4 𝐽⎼𝑉 measurements of ion-implanted cells before and after Ag LIP. 
 97 
The 𝐽⎼𝑉 data of a typical cell from these experiments is summarised in Table 5.2 and 
the 𝐽⎼𝑉 are shown in Fig. 5.5.  
Table 5.2 One-sun 𝐽⎼𝑉 data of a large area (239 cm2) mono-Si cell from the 𝑁𝑠 = 
1x1020 cm-3 batch 
 
Cell ID After Process Step Measured Cell Parameters 
  𝐽𝑠𝑐   𝑉𝑜𝑐  𝐹𝐹  𝜂 
  (mA/cm2) (mV)  (%) (%) 
U1-mono1 
Screen printing and firing 35.1 620 56.9 12.4 
Additional Ag LIP  35.2 624 77.3 17.0 
 
 
Fig. 5.5 𝐽⎼𝑉 curves before and after Ag LIP for U1-mono1. 
 
 
   
 
Fig. 5.6 Spatial distribution of series resistance for UI-mono1: after screen printing 
and firing (left) and after an additional Ag LIP step (right). The scale on the right has 
units of Ωcm2.  
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The spatial distribution of series resistance (𝑅𝑠) extracted from electroluminescence 
and photoluminescence imaging [66] for U1-mono1 is shown in Fig. 5.6. It is clear 
that before Ag LIP (left) the 𝑅𝑠 is high and very non-uniform. This is typical of poor 
contact formation. After Ag LIP (right), the 𝑅𝑠 distribution looks typical of cells with 
a front H-grid electrode. An incremental improvement in the electrode’s conductivity 
during plating cannot account for such a large change in the cell’s 𝑅𝑠. Therefore the 
large reduction in 𝑅𝑠 is attributed to a large reduction in the front contact resistance. 
The high 𝑅𝑠 on the cell’s edge even after Ag LIP is due to the holder used for placing 
the cell vertically in the LIP bath. The edges of the cell were not plated since these 
were covered by the edges of the holder. Resolving this issue is likely to lead to 
further improvements in 𝐹𝐹. 
Interestingly after Ag LIP there are also improvements in the fabricated cells’ 𝐽𝑠𝑐 and 
𝑉𝑜𝑐  (see Fig. 5.4). Poor contact formation leads to very high 𝑅𝑠 which also lowers 
cell’s 𝐽𝑠𝑐. After Ag LIP, the cells’ 𝑅𝑠 improves due to improved contact formation 
and the 𝐽𝑠𝑐 is no longer affected by 𝑅𝑠. Overall this lead to a small improvement in 
the cells’ 𝐽𝑠𝑐 even though LIP slightly increases finger width and hence front surface 
shading. Improvement in 𝑉𝑜𝑐 after LIP is also a known effect attributed to distributed 
resistance effects [164].  
The maximum 𝐽𝑠𝑐 for this batch of ion-implanted cells was only 35.8 mA/cm
2. The 
low 𝐽𝑠𝑐 is due to the deep ion-implanted emitter (compare ion implantation doping 
profiles in Fig. 5.3 and with the diffusion profile in Fig. 5.1). Further optimisation of 
the ion implantation doping profiles is needed to improve the cell efficiencies.  
Ion-implantation has been demonstrated on an industrial scale by the American 
company Suniva [165], with efficiencies up to 19.1% achieved on Al-BSF solar cells 
(a 0.8% efficiency gain over reference phosphorus diffused Al-BSF cells).  
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5.5 Chapter summary 
A substantial improvement in the contact resistance of screen-printed Ag contacts to 
both phosphorus-diffused and phosphorus ion-implanted n+ Si regions has been 
observed after a brief Ag LIP step. A systematic characterisation of dopant profiles 
by electrochemical capacitance-voltage profiling was conducted along with contact 
resistance measurements and cell fabrication to investigate the limit of the surface 
dopant concentration of phosphorus-doped n+ Si regions which can be contacted by 
Ag LIP-enhanced screen printing. Contact resistance measurements revealed that 
high-quality ohmic contacts can be formed on surfaces with a phosphorus concen-
tration (active as dopants) as low as 7x1019 cm-3. Large improvements (>15% 
absolute) in 𝐹𝐹 were observed for Si wafer solar cells fabricated with phosphorus-
doped emitters with a surface dopant concentration of 1x1020 cm-3 after a brief Ag 
LIP step. These results indicate that using Ag LIP-enhanced screen printing it is 
possible to directly contact low surface dopant concentration phosphorus emitters 
which cannot otherwise be contacted by screen printing alone. 
The ability to contact low surface dopant concentrations with Ag LIP enhanced 
screen-printed contacts is an important result which can be exploited to implement 
lowly emitters on solar cells without the need of selective emitter process steps. With 
proper engineering of emitter dopant profiles, this is expected to lead to significant 





6 Experimental analysis of silver screen printing for 
heterojunction silicon wafer solar cells 
 
6.1 Introduction 
Screen-printed contacts to homojunction Si wafer solar cells were discussed in 
Chapter 4. In Chapter 5 the influence of a brief Ag light-induced plating step on 
screen-printed contacts to homojunction Si wafer solar cells was investigated. Screen-
printed and plated metallisation of a-Si:H/c-Si heterojunction (abbreviated as “HET” 
in this work) solar cells are discussed in this chapter and in Chapter 7. HET solar cells 
were previously introduced in Section 2.3.2. 
 
 
Fig. 6.1 Comparison of cell schematics of an Al-BSF cell (left) and a HET cell 
(right). 
Fig. 6.1 compares the structures of Al-BSF Si wafer solar cells (as an example of a 
homojunction Si wafer solar cell) and HET Si wafer solar cells. With regards to 
metallisation there are key differences between Al-BSF and HET cells: 
1. Al-BSF cell have metal contacts to highly doped Si regions whereas HET cells 
have metal contacts to transparent conductive oxide (TCO) layers. 
 
2. Al-BSF cells have a dielectric surface passivation layer on the front surface. 
When screen-printing is used to print the front grid of such cells, glass frit 
additives in the metal printing paste etch the dielectric surface to contact the n+ Si 
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region underneath. On the other hand, HET cells do not require etching of a layer 
for contact formation and hence metal paste composition for HET cells is 
different from the paste composition for Al-BSF cells.  
 
3. The dielectric etching step mentioned above for Al-BSF cells is facilitated by a 
high-temperature (peak temperature 800°C-900°C) firing step. The firing step 
leads to metal-Si contact formation. Additionally, the firing step also sinters the 
printed metal as a result of which individual metal particles in the paste become a 
continuous block of metal [134]. Sintering is desirable for low-resistance metal 
electrodes and in general, higher temperature leads to better sintering. However, 
the high temperatures reached during firing would degrade the a-Si thin film 
layers of HET cells due to H-effusion [92]. Thus, an annealing step after screen 
printing for HET cells needs to be restricted to low temperatures (preferably ≤ 
200 °C). The large difference between the typical peak firing temperature and 
HET cell annealing temperature is likely to lead to a difference in the resistance 
of sintered screen-printed metal electrodes.  
 
4. The TCO surface is conductive and would have to be masked during HET cell 
plating whereas dielectric layers for Al-BSF cells provide an inherent plating 
mask over the highly doped Si region. TCO surface masking and plating for HET 
cells is discussed further in Chapter 7.    
Screen-printing using Ag based polymer pastes can meet the unique requirements of 
HET cell metallisation, i.e., contacts to TCO and conductive electrode after low 
temperature (preferably ≤ 200 °C) annealing. In the subsequent text of this chapter, 
such pastes are referred to as “low-temperature” pastes to distinguish them from the 
traditional metal pastes for Si homojunction cells that require a high-temperature 
firing step (“fire-through” pastes). This chapter concerns the electrical and micro-
structural characterisation of Ag low-temperature pastes for screen printing the front 
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metal grid contacts of HET cells. For bifacial HET cells, the rear metal grid contact 
may also be printed using the same pastes, however the work in this thesis is limited 
to monofacial HET cells. Electrical characterisation of such pastes is necessary to 
evaluate metal-related resistive losses (contact resistance to TCO, electrode 
resistance) in HET cells. Furthermore, microstructural characterisation would 
elucidate the Ag paste/TCO contact formation mechanism for HET cells, which will 
be useful to further develop low-temperature pastes for contacting TCOs. 
The primary component of Ag low-temperature pastes for HET cells are Ag particles 
in a polymer material and organic solvents. Since these pastes do not need to fire 
through dielectric layers, no glass frit is added to the paste. The polymer largely 
controls the annealing behaviour of the paste, as well as the contact and adhesion to 
the TCO layer. A more detailed description of the role of the polymer in such pastes 
is given in [93, 166, 167]. The role of the solvents in low-temperature pastes is 
similar to that in traditional fire-through pastes, i.e., to make the paste rheology 
suitable for screen printing and to maintain a stable rheology during warehouse 
storage. For HET metallisation applications, the low-temperature paste needs to 
provide high conductivity of the printed electrode, low contact resistance to TCO 
layers, and good adhesion to TCO after low-temperature annealing (≤ 200 °C). For 
this study three Ag based low-temperature pastes from DuPont: a commercially 
available paste (PV412) and two advanced R&D formulations (L9281 and L9282) 
have been compared in terms of contact formation to Al-doped Zinc Oxide (ZnO:Al, 
abbreviated AZO) layers and annealing behaviour.  
Previous investigations regarding Ag and Cu based low-temperature pastes for HET 
cells have focussed on printed line geometry [167], paste development [93], and 
comparison between annealing in air and nitrogen ambients [168]. However, the 
paste-TCO contact mechanisms have not been investigated. A common observation 
from the above-mentioned prior investigations [93, 167, 168] is that Ag or Cu low-
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temperature pastes are less conductive than traditional fire-through Ag pastes used for 
homojunction Si wafer solar cells. Alternative metallisation approaches have been 
used to compensate for the low conductivity of Ag low-temperature pastes, including 
Cu plating [38] (discussed further in Chapter 7) and the use of several Cu wires 
embedded in a transparent polymer sheet to replace busbars [169]. However the 
simplicity and robustness of the screen printing process motivates further investi-
gation and development of screen printable pastes for HET cells. Indeed, the highest-
efficiency front and rear contacted HET cell (Panasonic) uses screen printing with Ag 
pastes annealed at low temperature for metallisation [28].  
 
6.2 Characterisation of TCO contacting pastes 
In this section, characterisation of TCO contacting pastes is described in terms of the 
resistance of printed fingers and contact resistance to AZO layers. Figures of merit 
used are sheet resistance of the printed fingers (after annealing at 200 °C) and specific 
contact resistance (𝜌𝑐), between the metal and the AZO layer.  
6.2.1 Contact formation to AZO layers 
The Transfer Length Method (TLM) [43] was used to measure the 𝜌𝑐  of pastes 
PV412, L9281 and L9282 to AZO layers. To prepare the TLM test structures, 
pseudo-square 125 mm  125 mm, p-type Cz wafers with a bulk resistivity of 3-4.5 
Ωcm were saw damage etched (SDE) followed by random pyramid texturing in a 
potassium hydroxide (KOH)-isopropanol (IPA) solution and a wet-chemical cleaning 
sequence: Radio Corporation of America (RCA) 1 and 2, dilute hydrofluoric acid 
(HF) dip, deionised (DI) water rinse. AZO layers of thickness 80 nm were deposited 
by RF (radio frequency) sputtering in an R&D type clustertool (MV Systems). p-type 
wafers were used to ensure accurate TLM measurements on the n-type AZO. Circular 
TLM test structures [43] were screen-printed on the AZO layers. Several samples 
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were prepared using pastes PV412, L9281 and L9282. After screen printing all 
samples were annealed in a box furnace in air at 200 °C for 60 minutes. The 𝜌𝑐 for 
the three pastes on AZO, as determined from TLM measurements, is shown in Fig. 
6.2. PV412 and L9281 had an average 𝜌𝑐  of ~ 5 mΩ.cm
2. L9282 had the lowest 
contact resistance to AZO with an average 𝜌𝑐 of 2.8 mΩ.cm
2. All three pastes have a 
satisfactorily low 𝜌𝑐  to AZO ( 𝜌𝑐  of 1-5 mΩ.cm
2 is satisfactory for solar cells) 
especially considering that the AZO layers used for these experiments were in the 
early stages of optimisation and had a relatively high sheet resistance of ~150 Ω/sq 
(layer thickness 80 nm). The specific contact resistance is expected to be lower for 
more conductive AZO layers.  
 
 
Fig. 6.2 Boxplots of 𝜌𝑐  determined from TLM measurements (diamonds) and the 
mean 𝜌𝑐 (circles).  
To investigate the microstructure at the bulk Ag (from sintered paste) and AZO 
contact, fingers were screen printed using paste L9281 on textured Cz wafers with a 
sputtered 80 nm AZO layer (sample preparation as discussed earlier). A cross section 
at the contact was exposed by milling a trench in a printed finger using a focussed ion 
beam (FIB) and imaged using a scanning electron microscope (SEM). A cross-
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sectional SEM micrograph of the paste-AZO contact is shown in Fig. 6.3. The thin 
white layer visible on top of the pyramids is the AZO layer. There appears to be a 
direct contact between the bulk Ag and the AZO layer covering most of the textured 
surface, which leads to a low-resistance electrical contact (as confirmed by the TLM 
measurements). As is typical of screen printed metallisation there are also voids at the 
bulk Ag-AZO interface and within the cross section of the bulk Ag. It may be 
possible to further improve the contact resistance by reducing the voids at the 
AZO-paste interface (and consequently increasing the direct contact area) by 
optimising the printing process. 
 
 
Fig. 6.3 SEM cross-sectional micrograph of Ag paste/TCO contact. 
6.2.2 Annealing behaviour of TCO contacting pastes 
To measure the resistance of printed fingers as a function of annealing temperature 
and annealing time, sets of 2.5 cm long fingers with 1 mm x 1 mm contact pads at 
both ends were screen printed on bare Cz Si wafers. After annealing, finger 
resistances were measured by probing the contact pads. The measured resistance was 
normalised by the length of the finger and multiplied by the width of the finger 
(measured using an optical microscope) to obtain sheet resistance for the printed 
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fingers. The narrowest screen openings for the finger resistance test structures were 
~80 µm wide, which lead to finger widths of 90-110 µm for these pastes.  
To prepare the samples, pseudo-square 125 mm  125 mm, p-type Cz wafers with a 
bulk resistivity of 3-4.5 Ω.cm were saw damage etched followed by random pyramid 
texturing in a KOH-IPA solution and a wet-chemical cleaning sequence: RCA 1 and 
2, dilute HF dip, DI water rinse. Finger resistance test structures were screen printed 
using PV412, L9281 and L9282. Several samples were prepared and annealed in air 
in a box furnace at different temperatures. Additionally the annealing time was 
varied, with one set of wafers annealed for 20 minutes and another set annealed for 
60 minutes. The effect of annealing (for 20 minutes and 60 minutes) on the sheet 
resistance of printed fingers was observed over the temperature range 140 °C to 275 
°C (see Fig. 6.4). On annealing the resistance of printed fingers reduced, probably due 
to an increase in the contact area between Ag particles in the paste (as is typical of 
metal sintering). At 275 °C all three pastes achieve comparable sheet resistance when 
annealed for 60 minutes, although at 200 °C (target temperature for application of 
these pastes to HET cells) both L9281 and L9282 are much less resistive than PV412 
and offer a clear advantage for application in HET cells. The sheet resistance of 
fingers screen printed with a state-of-the-art fire-through Ag paste (PV17F) used for 
the experiments on homojunction Si wafer solar cells described in Chapter 4 is also 
shown for comparison in Fig. 6.4. The sheet resistance of the pastes L9281 and 
L9282 after annealing at 200 °C for 60 minutes is about three times higher than that 
of the reference fired paste. The higher resistance of these low-temperature annealed 
Ag pastes when compared to fired Ag pastes is likely to be caused due to limited 
metal sintering resulting from the much lower temperature during annealing as 
opposed to firing (peak temperature 800-900°C). Compare the bulk Ag region in Fig. 
6.3 with the bulk Ag region in Fig. 4.4. While in Fig. 4.4 the bulk Ag appears to be a 
well-sintered continuous mass after firing, in Fig. 6.3 individual paste particles are 
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clearly visible after low-temperature annealing which would lead to higher resistance 
of printed electrodes.  
Further optimization of the low-temperature pastes is ongoing at DuPont and is 
expected to make the low-temperature pastes less resistive and reduce the annealing 
time required. Recent results indicate that the resistance of low-temperature pastes is 
further reduced by annealing in nitrogen ambient instead of air [168]. 
The resistance of the pastes is not reported here in terms of bulk resistivity in order to 
avoid the assumption of uniform height (and cross-sectional area) throughout the 
length of the finger, as this assumption is not valid for screen printed fingers [170]. 
Therefore it is relevant to report the resistance of fingers in terms of sheet resistance 
(averaged over a 2.5 cm length in this case) for typical print conditions. However, for 
reference the height of screen printed fingers with these three low-temperature pastes 
was in the 12-15 µm range for these experiments. These finger heights are typical of 
screen printing.   
 
 
Fig. 6.4 Effect of annealing temperature and time on the sheet resistance of fingers 
printed with PV412, L9281 and L9282. The legend includes the paste name and the 
annealing time. The dashed line at the bottom shows the sheet resistance of a state-of-
the-art fire-through paste (PV17F) for reference. 
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6.3 Calculated paste-related series resistance components 
To compare PV412, L9281 and L9282, the parameters measured earlier were used to 
calculate the series resistance contribution of paste related resistance components 
(i.e., area-weighted resistance of fingers, busbars and contact resistance to AZO 
layers) for a typical H-grid electrode. The individual resistance components were 
calculated based on the unit cell approach of Mette [118], assuming a typical 
H-pattern front grid (66 fingers, 100 µm wide and 2 busbars, 1.5 mm wide on a 125 
mm  125 mm pseudo-square Si wafer). The measured parameters used for 
calculation and the calculated resistance components are summarised in Table 6.1 and 
Table 6.2 respectively. Based on the calculated total resistance of paste-related 
components, both L9281 and L9282 seem to be promising candidates for HET cell 
metallisation. The total series resistance of paste related components for all three 
pastes is dominated by the finger resistance. Therefore, the composition of such 
pastes should be optimised to improve conductivity of printed fingers after low-
temperature annealing. 
Table 6.1 Measured parameters used for calculating resistance components  
 
Measured parameter  L9282 L9281 PV412 
     
Sheet resistance of printed fingers 
(annealed at 200 °C, 60 min)  
(mΩ/sq.) 5.6 5.4   22.1  
Specific contact resistance (𝜌𝑐) (mΩ.cm
2) 2.8  4.9  5.2  
 
Table 6.2 Calculated paste related resistance components  
 
Resistance component  L9282 L9281 PV412 
 (Ωcm2) (Ωcm2) (Ωcm2) 
Fingers  0.34  0.32  1.33 
Busbars  0.08  0.08 0.31  
Contact resistance to AZO 0.08 0.12 0.12  




6.4 Solar cell results  
Initial screen-printed HET cells were fabricated on large-area (148.5 cm2) Cz Si 
wafers. Pseudo-square 125 mm  125 mm, n-type Cz wafers with a bulk resistivity of 
1-3 Ωcm were saw damage etched followed by random pyramid texturing in a KOH-
IPA solution and a wet-chemical cleaning sequence: RCA 1 and 2, dilute HF dip, DI 
water rinse. This was followed by PECVD of a-Si:H (i) layers on both sides, an 
a-Si:H (p+) layer on the front and an a-Si:H (n+) layer on the rear surface. AZO layers 
of thickness 80 nm were deposited by RF (radio frequency) sputtering on both the 
front and the rear surface. The PECVD and sputtering processes were carried out in 
different chambers of an R&D-type clustertool (MV Systems). The cells were then 
screen printed with a metal grid (66 fingers, 100 µm wide and 2 busbars, 1.5 mm 
wide, same as the grid pattern for which paste-related series resistance components 
were calculated in Section 6.3) on the front and a full area metal contact on the rear. 
The metallisation paste L9281 was used for these experiments since L9282 was not 
available at the time of cell fabrication.  The device structure of these HET cells is 
shown in Fig. 6.1. A full area rear screen-printed Ag contact was used for these 
lab-scale experiments to simplify cell fabrication. However, the rear contact can also 
be formed with a lower cost metal (for example, evaporated Al). 
Table 6.3 Layer thicknesses of a-Si and AZO layers for fabricated HET cells. The 
a-Si:H (p+) layer thickness was varied and the other layer thicknesses were kept 
constant. 
 
Cell ID Thickness (nm) 
 
Front layers Rear layers 
 
AZO a-Si:H (p+) a-Si:H (i) a-Si:H (i) a-Si:H (n+) AZO 
A 80 5 4 4 21 80 
B 80 10 4 4 21 80 
C 80 15 4 4 21 80 
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The thickness of individual layers for the fabricated cells is summarized in Table 6.3. 
The thickness of the a-Si:H (p+) layer was varied by varying deposition time, while 
the thickness of other layers was kept constant. The one-Sun 𝐽⎼𝑉 characteristics of 
these cells are summarized in Table 6.4. The best efficiency (𝜂) achieved from these 
cells is 14.7% limited by low 𝐽𝑠𝑐 and low 𝐹𝐹. The one-Sun 𝐽⎼𝑉 curve for the best 
efficiency cell (Cell C) is shown in Fig. 6.5. Also shown is the pseudo 𝐽⎼𝑉 curve 
determined by Suns-𝑉𝑜𝑐 . 𝑅𝑠,𝑚𝑝𝑝 and 𝑅𝑠ℎ  represent the series resistance at the mpp 
and shunt resistance respectively. 𝑅𝑠,𝑚𝑝𝑝 was determined from the voltage shift at 
𝐽𝑚𝑝𝑝 between the one-Sun 𝐽⎼𝑉 curve and the pseudo 𝐽⎼𝑉 curve curve [41]. 𝑅𝑠ℎ was 
determined by the inverse of the slope of a linear fit to the cell’s dark 𝐽⎼𝑉 curve (not 
shown here) in the range 0 to 50 mV. 
Table 6.4 One-Sun 𝐽⎼𝑉 characteristics of HET devices with varying a-Si:H (p+) layer 
thickness. 
 
Cell ID Cell Parameters 
 
a-Si:H (p+) thickness Cell area 𝐽𝑠𝑐 𝑉𝑜𝑐 𝐹𝐹 𝜂 
 
(nm) (cm2) (mA/cm2) (mV) (%) (%) 
A 5 148.5 35.8 595 55.0 11.7 
B 10 148.5 32.9 629 67.0 13.9 




Fig. 6.5 One-Sun 𝐽⎼𝑉 and pseudo 𝐽⎼𝑉 curves for cell C.  
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6.4.1 Loss mechanisms of fabricated cells 
𝐽𝑠𝑐 and 𝑉𝑜𝑐 loss analysis: As the structure of the fabricated cells is the same apart from 
the a-Si:H (p+) layer thickness, the differences in 𝐽𝑠𝑐  must arise from parasitic 
absorption in the a-Si (p+) layer. A strong influence of parasitic absorption in front 
(illuminated) surface a-Si layers on a HET cell’s 𝐽𝑠𝑐 is a known effect [35]. The cells’ 
external quantum efficiency (EQE) curves are a good way of analysing differences 
due to parasitic absorption.  
 
 
Fig. 6.6 Entire-area EQE curves for HET cells with different a-Si:H (p+) layer 
thickness.  
The entire-area EQE curves (i.e., the entire cell front surface was illuminated during 
EQE measurement) for the fabricated cells are shown in Fig. 6.6. The EQE curves of 
Cell B [10 nm a-Si:H (p+)] and Cell C [15 nm a-Si:H (p+)] do not have significant 
differences (or small differences are obscured by measurement noise). However, Cell 
A with a 5 nm a-Si:H (p+) layer has a much higher EQE (up to 700 nm) than the B 
and C, which suggests that even a 10 nm a-Si:H (p+) layer has significant parasitic 
absorption. A higher EQE for Cell A leads to a higher 𝐽𝑠𝑐   than B and C. However, 
the highest efficiency cell in this batch is Cell C due to its highest 𝑉𝑜𝑐. The doping 
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efficiency of doped a-Si or microcrystalline (μc-Si) layers or is known to be poorer 
for thinner layer [171], thus cells A and B [with 5 and 10 nm a-Si (p+) layer] may 
have led to poor heterojunction formation and hence poor 𝑉𝑜𝑐. Clearly there is a trade-
off between parasitic absorption (affecting 𝐽𝑠𝑐) and doping efficiency (affecting 𝑉𝑜𝑐) 
for a-Si (p+) layers and further development of these layers is needed to improve HET 
cells at SERIS.  
𝐹𝐹  loss analysis: The 𝐹𝐹  of the best cell in this batch (Cell C) is low (67.1 %).  
Following the approach discussed in Chapter 3, a 𝐹𝐹 loss analysis was carried out to 
quantify losses due to series resistance (∆𝐹𝐹𝑅𝑠), shunt resistance (∆𝐹𝐹𝑅𝑠ℎ) and 𝐽02 
recombination (∆𝐹𝐹𝐽02 ). It’s worth noting that in Section 3.3, the limits of appli-
cability of the analytical equations for 𝐹𝐹  loss analysis were determined to be 
𝑅𝑠,𝑚𝑝𝑝 ≤ 2  cm
2 and 𝑅𝑠ℎ  ≥ 200  cm
2. Cell C has a 𝑅𝑠,𝑚𝑝𝑝  of 2.8 cm
2 and 
therefore Eq. (3.9) will be erroneous if applied to Cell C. However, ∆𝐹𝐹𝑅𝑠 for C can 
still be determined via the Suns- 𝑉𝑜𝑐   𝑝𝐹𝐹  ( ∆𝐹𝐹𝑅𝑠 = 𝑝𝐹𝐹 − 𝐹𝐹) . Following the 
procedure described in Section 3.2,  𝐹𝐹𝐽01  (the upper limit of 𝐹𝐹) for Cell C is 84.2% 
and the 𝐹𝐹 losses (in % absolute) are  ∆𝐹𝐹𝑅𝑠 =  10.7%, ∆𝐹𝐹𝑅𝑠ℎ =  2.5 %, ∆𝐹𝐹𝐽02 =
 4% .  
Therefore, the largest 𝐹𝐹  loss contributor for Cell C is series resistance. Known 
contributors to the cell’s series resistance are AZO sheet resistance (~150 Ω/sq, 
which has a calculated contribution of 0.43 cm2 for the used grid design), front grid 
components (fingers, busbars, contact to AZO with a total calculated contribution of 
0.52 cm2, see Section 6.3) and the Si wafer (calculated contribution of 0.05 cm2 
for a wafer resistivity 3 Ωcm and thickness of 180 µm). These known components 
add up to 1 cm2. Therefore, as the cell’s 𝑅𝑠,𝑚𝑝𝑝 is 2.8 cm
2, a very large series 
resistance of 1.8 cm2 appears to be inherent to the device’s thin a-Si layers (most 
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likely dominated by the a-Si(i) layers). The resistance contribution of the PECVD 
layers requires further investigation.  
The low 𝑅𝑠ℎ of 650 Ωcm
2 causes a drop in 𝐹𝐹 of 2.5% absolute. The reason for the 
low is 𝑅𝑠ℎ  the design of the carrier used for PECVD layer depositions and AZO 
sputtering. The carrier had square slots but the wafers were pseudo-square, this lead 
to an overlap of the front and back conductive layers (especially AZO) near the cell’s 
edge that results in a shunt path. This issue can be resolved by small changes to the 
carrier design, which should lead to an improvement in shunt resistance. 
The sources of 𝐽02 recombination for the HET cell are again likely to be linked to the 
PECVD a-Si layers which require further investigation. 
 
6.5 Chapter summary  
With regards to cell metallisation, HET Si wafer solar cells have unique require-
ments, i.e., the contact needs to be formed at low temperatures (preferably ≤ 200 °C 
to prevent a-Si layer degradation) to a TCO layer (for homojunction Si wafer solar 
cells the contact is formed to doped Si during a high-temperature firing step). Screen 
printing using Ag based polymer pastes (“low-temperature” pastes) followed by low-
temperature (≤ 200 °C) annealing is suitable for the metallisation of HET cells.  
Three Ag low-temperature pastes (PV412, L9281 and L9282, all from DuPont) were 
characterised in terms of contact formation to AZO layers and annealing behaviour in 
the temperature range 140 to 275 °C. All pastes achieved satisfactorily low contact 
resistance to the AZO layer. A microstructure investigation of the paste-AZO 
interface revealed that the electrical contact is due to a direct contact between bulk Ag 
(from the paste) and the AZO layer that covers most of the textured surface. In terms 
of annealing behaviour, a common trend was observed for all three pastes: increasing 
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the annealing temperature (observed up to 275 ºC) or the annealing time (observed up 
to 60 minutes) reduced the sheet resistance of the printed finger. The sheet resistance 
of fingers printed with all three pastes was comparable when annealed at 275 °C for 
60 minutes. However, the sheet resistance of L9281 and L9282 was much lower than 
PV412 at the target annealing temperature of 200 °C. However, L9281 and L9282 
were still observed to be about three times as resistive as state-of-the-art fire-through 
Ag pastes. The higher resistance of these low-temperature annealed Ag pastes when 
compared to fired Ag pastes is likely to be caused due to limited metal sintering 
resulting from the much lower temperature during annealing (200 °C) for HET cell as 
opposed to firing (peak temperature 800°C-900°C). 
The total series resistance of paste-related resistance components in a typical H-grid 
electrode (i.e., area-weighted resistance of fingers, busbars and contact resistance to 
AZO layers) was calculated and used as the figure of merit for comparison of the 
pastes. Based on these results, both L9281 and L9282 appear to be promising 
candidates for HET cell metallisation. Further optimisation of low-temperature Ag 
pastes is necessary to make the pastes more conductive.  
Early screen-printed large-area HET cell results on Cz Si wafers were presented and 
loss mechanisms of these cells were discussed. Further development at SERIS is 
necessary to improve the PECVD layers (intrinsic and doped a-Si:H layers) and the 
sputtered AZO layer to improve HET cell efficiency. Optimisation of the device 




7 Experimental analysis of copper electroplating for 
heterojunction silicon wafer solar cells 
 
7.1 Introduction 
Screen printing of metal pastes is the standard metallisation process for Si wafer solar 
cells (i.e. Si homojunction as well as HET cells). Grid metal contacts for HET cells 
may be formed by screen printing of Ag pastes sintered at low temperatures (prefer-
ably ≤ 200 °C) as discussed in Chapter 6. Replacing expensive Ag with inexpensive 
metals like copper (Cu) would significantly lower the material costs associated with 
HET cell production. Cu plated HET solar cells have demonstrated excellent 
efficiencies of up to 24.2% [172]. Cu metallisation is especially applicable to HET 
cells since the TCO layer present in such cells is expected to provide an adequate 
barrier layer to prevent cell degrading Cu diffusion to Si. Masking and plating of ITO 
surfaces is discussed in chapter. Liu et al. [173] demonstrated that a 10 nm thick 
sputtered ITO layer can prevent Cu diffusion into the Si substrate if the processing 
temperatures are restricted to less than 700 °C. Normally, processing temperatures for 
HET solar cells do not exceed 250 °C. Therefore, ITO is expected to provide a 
suitable diffusion barrier for Cu diffusion to Si in HET cells.  
In general, TCO layers for HET cells pose an unique challenge for plated 
metallisation. As the TCO layer is conductive, it would be fully plated if left exposed 
during the plating step. Therefore, for plating the metal grid electrode, it is necessary 
to mask the TCO surface with an insulator having patterned openings only for the 
regions where the metal grid is to be plated. A patterned sacrificial resist layer can 
serve as a TCO surface mask. Previously published reports of TCO surface masking 
techniques for HET cell plating include photolithography [174], inkjet printing of 
resists [175] and inkjet patterning of a full-area resist coating [176]. While photolitho-
graphy based TCO surface masking provides a good tool for evaluation of Cu plating 
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for HET cells, photolithography is not an industrially suited process for Si wafer solar 
cells. Furthermore, with inkjet-based approaches, the process requires either printing 
a large-area mask by overlapping narrow lines (which requires many printing passes 
per mask) [175] or a two-step approach (mask coating and patterning) [176]. Thus, 
either of these processes would significantly limit the cell production throughput if 
applied on an industrial scale. This motivates further investigation of alternative TCO 
masking techniques. At first glance, both screen printing and laser ablation appear to 
be applicable to TCO masking. Both these processes are well established for solar 
cell manufacturing (screen printing primarily for metallisation and laser processes 
primarily for patterning surface passivation layers and for the edge isolation step); 
however, both have not yet been investigated in detail for TCO surface masking for 
HET cell plating applications.  
Two approaches for TCO surface masking are investigated in this Chapter. In the first 
approach, a patterned mask is screen-printed in a single printing pass (“screen-printed 
masking”). In the second approach a full-area mask is screen-printed onto the TCO 
surface, followed by laser ablation for patterning (“laser-patterned masking”). 
Various aspects of both processes are examined. A single-pass screen-printed 
masking process is developed and demonstrated by fabricating proof-of-concept 
lab-scale Cu plated HET cells. However, for the laser-patterning process, important 
limitations are observed with regards to its application to HET cells.  
  
7.2 Transparent conductive oxide layer masking  
7.2.1 Screen-printed masking 
In order to develop, and evaluate, a screen-printed TCO surface masking process, 
HET cell precursors and additional test structures were fabricated. Typically, 
mono-Si substrates are textured wet-chemically in an alkaline solution, which aniso-
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tropically etches the wafer surface to generate pyramids of non-uniform size 
(“random” pyramids). The size distribution of the random pyramids depends on 
various texture process parameters and a large variation is possible, as discussed in 
Chapter 4. Therefore, in order to evaluate the TCO surface masking process, the 
masking resolution was compared on Si wafers with “large” random pyramids, 
“small” random pyramids, and shiny-etched surfaces (a planar reference surface).  
HET cell precursors and test structures were fabricated on shiny-etched 4-inch 
(diameter) FZ n-type Si (100) wafers with a resistivity of ~1 Ωcm. To fabricate cell 
precursors, shiny-etched FZ Si wafers were coated on one surface with a 200 nm 
thick silicon nitride (SiNx) layer deposited by plasma-enhanced chemical vapour 
deposition (PECVD). The wafers were then divided into two groups and wet-
chemically textured to generate a random pyramid surface texture on the exposed 
surface (used as the front surface for subsequent steps). For one group a standard 
potassium hydroxide (KOH) and isopropanol solution was used to generate the 
textured surface (large random pyramids), shown in the confocal optical microscope 
image of Fig. 7.1A. The second group was textured in a KOH solution modified with 
a commercially available texture additives (Dow Chemicals) to generate the textured 
surface (small random pyramids), as shown in Fig. 7.1B. The confocal microscope 
images of the textured surfaces were characterised statistically to determine the 
average pyramid height, using the method described in Chapter 4. The large-pyramid 
group had an average pyramid height of ~7.4 µm, as compared to about 2.4 µm for 





Fig. 7.1 Top-view optical microscope images of large (A) and small (B) random 
pyramid textured mono-Si wafer surfaces 
 
After texturing, the SiNx layer on the rear surface was removed in a 5% buffered HF 
solution. The wafers were then cleaned with a standard wet-chemical cleaning 
sequence (RCA clean 1 and 2), followed by a dip in dilute HF (1%) and a deionised 
water rinse. This was followed by PECVD a-Si:H layer deposition. On the front 
surface a-Si:H(i) (~10 nm thick) and boron-doped a-Si:H (p+) (~10 nm) layers were 
deposited, followed by the deposition of an a-Si:H(i) layer (~8 nm) and a phosphorus-
doped a-Si:H(n+) layer (~20 nm) onto the rear surface of the samples. The thicknesses 
of the thin a-Si:H layers were determined separately, by characterising the processes 
on shiny-etched FZ Si wafers using spectroscopic ellipsometry. Due to the directional 
nature of PECVD processes, the thicknesses of the a-Si:H layers on the textured FZ 
Si surfaces were estimated by scaling down the corresponding thicknesses on shiny-
etched FZ Si substrates by a factor of 1.7 [177]. After a-Si:H deposition, an ITO layer 
(~70 nm thick) was sputtered onto the front surface through a shadow mask, to define 
the solar cell area. Next, an ITO layer (~150 nm thick) was sputtered onto the rear 
surface. The ITO sputtering target consisted of 90% indium (In) and 10% tin (Sn). 
The rear full-area metal contact was deposited by thermal evaporation of a titanium 
(Ti)-palladium (Pd)-Ag stack, where the metal thicknesses were 50 nm Ti, 50 nm Pd, 
and 3 µm Ag. The HET cell precursor structure was as shown in Fig. 7.2 (without the 
front metal grid). While Ag was used in the rear metal stack (Ti-Pd-Ag) in these lab-
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scale investigations, the stack may also be replaced by a cheap single metal (such as 
evaporated aluminium).  
 
 
Fig. 7.2 Schematic of the HET cell structure used for masking and plating 
experiments.  
Apart from the cell precursors, additional test samples were prepared onto which only 
the front a-Si:H (i and p+) layers and front ITO layer were deposited onto shiny-
etched FZ Si wafers. These test samples were used to evaluate the ITO masking 
resolution on shiny-etched (reference planar) surfaces and to compare the resolution 
with that of textured surfaces.  
 
 
Fig. 7.3 Photograph of the masking screen on a backlit table.  
Fig. 7.3 shows a photograph of the printing screen prepared for these experiments. If 
placed on a backlit table, the screen shows bright and dark areas. As is typical of solar 
cell printing screens, the bright area is a mesh of fine wires (mesh count: 400 wires 
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per inch) that permits a paste or resist to pass through. The dark areas have an 
additional emulsion layer that blocks the paste or resist. The screen has four electrode 
grids (2 cm x 2 cm) in its centre, to define the front metal grids of small-area solar 
cells. Furthermore, the screen design includes several test structures that are useful in 
the early stages of process optimisation.  
The process flow for the TCO masking and plating process of HET cells is 
schematically shown in the top row of Fig. 7.4. The bottom row of Fig. 7.4 shows 
photographs of samples during the masking and plating process. HET cell precursors 
were masked (see Fig. 7.4A) with a patterned resist layer screen-printed through the 
printing screen shown in Fig. 7.3. This was followed by metal electroplating (see Fig. 
7.4B) and wet-chemical resist removal (see Fig. 7.4C).  A commercially available 
plating resist (Maramask PV-HF) with adequate resistance to acidic and alkaline 
metal plating electrolytes was used for these experiments. No damage to the ITO 
layer was observed after resist removal.  
 
Fig. 7.4 Front surface schematics (top row) and photographs of samples (bottom row) 
after the following steps of the TCO masking and plating process: (A) masking, (B) 
plating and (C) mask removal. In the photographs, the black layer is the plating resist, 
the orange grid is electroplated Cu and the blue layer is ITO. The Cu grid comprises 
fourteen fingers and a busbar. 
Cu plated directly on ITO showed poor adhesion. Therefore, following the approach 
of Geissbuhler et al. [174], a thin layer (< 1 µm) of electroplated nickel (Ni) was used 
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to promote adhesion between ITO and Cu. The Ni layer was electroplated using an 
electrolyte comprising nickel sulphamate and boric acid maintained at pH 3.5. After 
Ni plating, a thick Cu layer (~10 µm) was electroplated using an electrolyte 
comprising copper sulphate and sulphuric acid maintained at pH 3. For both electro-
plating steps a sample holder was used such that only the front surface of the cell 
precursors was exposed to the electrolyte. Also, for both electroplating steps, an 
electrolytic contact was made to the cell’s rear metal electrode. Fig. 7.5B shows an 
elemental map of the ITO-metal interface determined by energy dispersive X-ray 
spectroscopy (EDX) superposed onto a scanning electron microscope (SEM) image. 
The interface was exposed by focussed-ion beam (FIB) milling of a trench into a 
plated finger, see Fig. 7.5A. 
 
 
Fig. 7.5 (A) SEM image of a Ni-Cu electroplated finger on a HET cell with a FIB 
milled trench in the middle. (B) EDX elemental map of the region enclosed in the 
dotted box in the FIB milled trench. Electroplated Ni and Cu layers as well as In 
(from ITO) can be seen at the interface. The elemental maps were generated based on 
the detection of Cu-Kα, Ni-Kα and In-Lα lines in the EDX spectra. 
The resolution of the screen-printed resist mask was compared on textured and shiny-
etched (planar) Si wafers. To evaluate the resolution on textured surfaces, masked 
HET cell precursors were used (i.e., the precursors shown in Fig. 7.4C). To evaluate 
the resolution on planar surfaces, shiny-etched test samples with only the front a-Si:H 
(i and p+) and ITO layers were used. The finger openings in the printing screen were 
80 µm wide. When printing onto a planar surface the resist spreads, giving an ~70 m 
 122 
wide unmasked region on the wafer (see Fig. 7.6A, where the grey region is the 
masking resist and the blue region is the unmasked ITO). On textured surfaces, the 
pyramids did not constrain the printed resist layer. Interestingly, the resist spread 
even further on textured surfaces than on planar surfaces, see the top row of Fig. 7.6. 
Speculatively, this may be due to capillary forces in the narrow channels formed 
between pyramids. The presence of capillary forces during screen printing on 
textured substrates is discussed in the literature for Ag paste printing [126]. It should 
also be mentioned that the opening width on textured Si wafers is ambiguous.  While 
the bulk of the resist is still confined to the regions outside of the ~70 µm wide 
opening, there is a 10-20 m wide edge region on each side of the opening which is 
partially covered by the resist. Furthermore it appears that the resist layer in these 
edge regions is thin and confined only to the valleys of the pyramids, whereas the 
upper parts of the pyramids are not masked by the resist. Consequently, the unmasked 
parts of the pyramids in the edge regions will still be plated. Upon plating and mask 
removal, the final plated width on the random-pyramid textured surfaces (for both 
pyramid sizes) was ~80 µm, see Fig. 7.6B and Fig. 7.6C.  
 
 
Fig. 7.6 Optical microscope images of patterned openings (top row) and plated 
fingers after mask removal (bottom row) on different Si wafer surfaces. 
Subtler differences in plated fingers on the two random pyramid textured surfaces 
were examined using SEM. The planar samples were used only to compare masking 
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resolution and were not plated or examined further. SEM images of plated fingers on 
large and small random pyramid textured surfaces are shown in Fig. 7.7. As can be 
seen, in both cases the edges of the fingers are only in contact with the upper parts of 
the pyramids. This is consistent with the observations from Fig. 7.6 where a resist 
layer is observed in the pyramid valleys along the edges of the patterned opening. 
Higher-magnification images of central sections of these fingers are shown in Fig. 
7.8. Large voids can be seen at the metallised interface in the case of large random 
pyramids, whereas the metal plating is relatively conformal in the case of the small 
pyramids with smaller voids. Such voids (especially if they are large) are expected to 
reduce metal adhesion to the substrate. Therefore, in terms of metal adhesion, 
surfaces with smaller random pyramids seem favourable. However, this has not yet 
been investigated experimentally and thus is the subject of proposed future work. 
 
 
Fig. 7.7 SEM images of plated fingers on large (A) and small (B) random pyramid 
textured Si wafer surfaces. The edges of the fingers appear to only be in contact with 




Fig. 7.8 Higher-magnification SEM images of plated fingers on large (A) and small 
(B) random pyramid textured Si wafer surfaces. 
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7.2.2 Laser-patterned masking 
In order to evaluate laser-patterned masking of TCOs in HET cells, a plating resist 
suitable for laser ablation (Atotech CPR11) was used. The intended process was 
screen printing of a full-area resist layer followed by laser patterning to define 
openings for metal plating (see Fig. 7.9).  
 
Fig. 7.9 Front surface HET cell schematics representing the intended laser-patterned 
masking: (A) full-area resist screen printing, (B) selective laser-ablation for 
patterning. 
ITO is a direct-bandgap semiconductor and the bandgap of the ITO films used in this 
work was determined to be ~3.6 eV by Behrendt [178]. Therefore, the bandgap of 
these films corresponds to 𝜆 ~ 340 nm. The extinction coefficient (𝑘) of the front ITO 
films (70 nm thick) applied for HET cells in Section 7.2.1 is shown in Fig. 7.10.  
 
Fig. 7.10 Extinction coefficient (𝑘) of the ITO film used (data from Behrendt [178]). 
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For the ITO films used, it can be seen that 𝑘 decreases rapidly in the 300-400 nm 
range. A medium’s 𝑘 is directly related to the medium’s absorption coefficient (𝛼) as 






The inverse of the absorption coefficient ( 𝛼−1 ) is the absorption depth, which 
represents the depth at which the intensity of incident light drops to 1/e of its original 
value due to absorption in the medium. Therefore, 𝛼−1 provides a good means of 
assessing absorption in the medium. At a 𝜆 where 𝛼−1 is lower than the thickness of 
the medium, the medium will strongly absorb light. At a 𝜆 where 𝛼−1 is larger than 
the thickness of the medium the absorption will be weaker.   
A 355 nm (ultraviolet) nanosecond-pulsed laser and a 532 nm (green) nanosecond-
pulsed laser were trialled for laser-patterned masking. 𝛼−1  for the ITO film was 
determined to be 210 nm at 𝜆 = 355 nm and 34 µm at 𝜆 = 532 nm. Therefore as per 
the earlier discussion, the 70 nm thick ITO film is expected to weakly absorb the 
355 nm laser light and be transparent to the 532 nm laser light. Initial trials with laser 
ablation of the resist used indicated finer line openings using the 355 nm laser and 
hence this laser was investigated first for laser-patterned masking.   
Ablation of the plating resist using the 355 nm laser was first optimised on test 
samples which consisted of the resist screen printed onto bare textured Cz Si wafers 
(without a-Si:H or ITO layers). A wide range of laser parameter sets (varying laser 
power, scribing speed and number of laser passes) was tested for the ablation of the 
screen-printed resist layer and the ablated openings in the resist were investigated 
with a 3D laser scanning microscope (Olympus Lext). Low surface damage on the 
textured surface was chosen as the criteria for good ablation openings. Based on 
microscopic inspection, an optimal set of laser parameters leading to good openings 
(low microscopic surface damage) was obtained. An example of optimal laser 
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ablation of the plating resist layer on a bare textured Si wafer is shown in Fig. 7.11 
(note that within the 45 µm opening in the centre, the pyramidal surface texture 
appears to be undamaged). 
 
 
Fig. 7.11 3D profile of an optimal laser-ablated opening in the plating resist with no 
evident damage to the textured substrate. The profile is stretched in the direction 
along the labelled 16 µm resist thickness to clearly illustrate the surface texture in the 
opening. 
After the laser parameters were optimized on test samples, a full-area resist layer was 
screen-printed on HET cell precursors (as per Fig. 7.2 without the front metal grid) 
and laser-patterned masking was re-evaluated. However, surprisingly, despite the use 
of optimised laser ablation parameters, it was observed that the laser completely 
ablated the plating resist as well as the ITO layer on the precursors. To investigate 
this further, laser-patterned masking on HET cell precursors was repeated using a 532 
nm laser. However, the laser again completely ablated the plating resist layer as well 
as the ITO layer, even though the thin ITO films were expected to be transparent to 
the 532 nm laser. 
To clarify the unexpected ITO ablation, further tests were conducted on glass slides 
(Borofloat glass) using the 532 nm laser. It was first verified that the glass slides are 
completely transparent to the 532 nm laser. Following this, laser lines were scribed on 
a glass slide with an additional ITO film. As expected, ITO on glass was also 
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completely transparent to the 532 nm laser and no ablation took place (see Fig. 
7.12A).  Next, laser lines were scribed on a sample containing the front a-Si:H stack 
(i and p+ layers) on glass. In this case the a-Si:H layers absorbed the incident light and 
were ablated (see Fig. 7.12B). This is also as expected, as 532 nm photons are more 
energetic than the bandgap of a-Si:H (~1.7 eV which corresponds to 𝜆 = 730 nm). 
Finally, laser lines were scribed on a stack of a-Si:H (i and p+) and ITO layers on 
glass and the stack was also ablated (see Fig. 7.12C) .  
 
 
Fig. 7.12 Summary of ablation experiments (532 nm laser) on glass slides. The top 
row shows optical microscope images of laser scribed lines (in the centre) and the 
bottom row shows sample schematics. ITO on glass was transparent to the 532 nm 
laser and hence there is no ablated line.  
This leads to the inference that the ablation of ITO with the 532 nm laser is an 
indirect consequence of the absorption of laser power in the HET cell’s front a-Si:H (i 
and p+) layers. While ITO is indeed transparent to the 532 nm laser, the absorption of 
the laser power in the a-Si:H layers leads to the ablation of the a-Si:H layers which in 
turn also ablates the ITO layer on top. A similar mechanism is likely to be applicable 
at 355 nm, although in this case weak absorption in ITO may also contribute directly 
to ablation. 
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Therefore, it can be concluded that laser-patterned masking of a plating resist for 
HET cells is not suitable using laser wavelengths that are more energetic than the 
bandgap of the cell’s front a-Si:H layers. The typical bandgap of ~1.7 eV for a-Si:H 
would exclude the use of lasers with 𝜆 < 730 nm. It is also worth noting that the 
bandgap of a-Si:H can vary based on the H content [180]. It may be possible to use 
laser wavelengths less energetic than the bandgap of a-Si:H layers (for instance 
infrared lasers) for laser-patterned masking of HET cells. However, the use of 
infrared lasers has not been investigated yet. 
  
7.3 Solar cell results  
To demonstrate the screen-printed TCO surface masking process for HET cell 
plating, proof-of-concept lab-scale cells were fabricated with Ni-Cu plated front 
contacts defined by screen-printed ITO surface masking. The electrical parameters of 
plated cells were compared with reference cells with evaporated Ti-Pd-Ag front 
contacts defined by photolithography. The cell structure of the fabricated cells is 
shown in Fig. 7.2. Prior to the front metallisation step, the Ni-Cu plated cells and the 
reference cells were identically processed (apart from different shadow masks used to 
define ITO sputtering windows). Wafers with small-area Ni-Cu plated cells and 
reference cells are shown in Fig. 7.4C and Fig. 7.13, respectively. The photolitho-
graphic definition of Ti-Pd-Ag front contacts is a well-established process. Hence, it 
was not necessary to include several test structures around the small-area cells on a 
wafer. Instead, three more cells were included per wafer for the reference cell group, 




Fig. 7.13 Reference cells with Ti-Pd-Ag front contacts on a 4-inch (diameter) FZ Si 
wafer. Each small-area grid has twenty five fingers and a tapered busbar.  
The metal grid area was 2 cm x 2 cm for both the reference and the plated samples. 
The area of the ITO windows (and hence the cell area) was 2.1 cm x 2.1 cm for the 
plated cells and 2.2 cm x 2.2 cm for the reference cells, due to differences in the 
shadow masks used. Hence the reference cells had a larger unmetallised area around 
the metal grid, which is relevant for the following discussion of the cells’ 𝐽⎼𝑉 curve 
parameters. 
The one-Sun 𝐽⎼𝑉  curve parameters of the plated and reference cell groups are 
compared in Fig. 7.14. Both the Ni-Cu plated cells and the reference cells achieved 
high 𝑉𝑜𝑐  , as is typically observed for HET cells. From the front metal grid 
dimensions, the metallisation fractions of the reference cells and the Cu plated cells 
were determined to be 4.0% and 7.2%, respectively. This difference in front 
metallisation fraction directly accounts for the difference in the average 𝐽𝑠𝑐 of the two 
groups. The lower front metallisation fraction of photolithography defined front 
contacts is due to better masking resolution of photolithography compared to screen-
printed masking and a larger unmetallised area around the metal grid in the reference 
cell design (as mentioned earlier in this section). The reference cell group had 30 µm 
wide fingers and a tapered-width busbar, as opposed to 80 µm wide fingers and a flat 





Fig. 7.14 Comparison between 𝐽⎼𝑉  parameters of HET cells with Ni-Cu front 
contacts and evaporated Ti-Pd-Ag front contacts. For the boxplots, diamonds 
represent the measured data and circles represent the arithmetic mean of the measured 
data.  
The average 𝐹𝐹 of the reference cell group is lower than that of the plated cell group 
because of higher series resistance (𝑅𝑠) related 𝐹𝐹 loss (𝛥𝐹𝐹𝑅𝑠) associated with the 
larger unmetallised cell area around the metal grid for the reference cells. The pseudo 
fill factor (𝑝𝐹𝐹) for both cell groups was also determined, using the Suns-Voc method 
[41]. The 𝑝𝐹𝐹  represents a cell’s 𝐹𝐹  without the influence of 𝑅𝑠 , and therefore 
𝛥𝐹𝐹𝑅𝑠 = 𝑝𝐹𝐹 − 𝐹𝐹 . The 𝑝𝐹𝐹  distribution for the Cu plated cell group and the 
reference cell group are very similar, hence the difference in 𝐹𝐹 for these groups is 
entirely attributed to 𝑅𝑠  influences (discussed further in the following paragraph). 
Overall, the trade-off between 𝐽𝑠𝑐  and 𝐹𝐹  due to the different front metallisation 
fractions led to comparable efficiencies (𝜂 ) of the Cu plated cell group and the 
reference cell group with peak 𝜂 of 19.1% in both cell groups. In each cell group, 
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there was no significant variation in the 𝐽⎼𝑉 parameters based on whether the cells 
had small or large random pyramids.   
  
 
Fig. 7.15 Curves showing external quantum efficiency (EQE), reflectance (R) and 
internal quantum efficiency (IQE) for a Ni-Cu plated cell (left) and a reference cell 
(right). The area of illumination was 2 cm x 2 cm and covered the metal grid section 
for both curves. Therefore the difference in R of the two cells (due to the larger 
unmetallised area around the metal grid for the reference cell group) is not evident in 
these curves.  
The relatively low 𝐽𝑠𝑐 of these HET cells was investigated further through quantum 
efficiency (QE) measurements. QE curves for typical samples from the Ni-Cu plated 
group and reference group are shown in Fig. 7.14. In both cases a low external 
quantum efficiency (EQE) is observed up to 600 nm. This is a known issue for HET 
cells and is attributed to parasitic absorption in the front ITO and a-Si:H layers [35]. 
The average 𝛥𝐹𝐹𝑅𝑠 for the cell groups (average 𝑝𝐹𝐹 − average 𝐹𝐹) was determined 
to be 8.6% absolute and 11.3% absolute for Ni-Cu plated cells and reference cells, 
respectively. 𝐹𝐹 losses associated with the series resistance of the front grid were 
evaluated using the finite element modelling approach developed by Wong [181]. 
The input parameters for the modelling were: front grid design and dimensions (this 
takes into account various nuances such as the tapered busbar of the reference cells, 
unmetallised area around the metal grid, current crowding around current extraction 
points, etc), ITO sheet resistance (45 Ω/sq), specific contact resistance between ITO 
and metal (1.3 mΩ.cm2 for Ni-Cu and 50 µΩ.cm2 for Ti-Pd-Ag grids), and the 
number of current extraction points (one, as per 𝐽⎼𝑉 measurements). Specific contact 
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resistances were measured via the transfer length method (TLM) [75]. TLM measure-
ments were done on strips cut from finished cells for Ni-Cu contacts and on photo-
lithographically defined test structures for Ti-Pd-Ag contacts. Measurements on 
photolithographically defined test structures (rather than strips cut from cells) were 
necessary due to the very low contact resistance of Ti-Pd-Ag contacts on ITO. The 
resistivity of the fingers and the busbars of the grids were assumed to be the intrinsic 
bulk resistivity of the metal components. The total loss in 𝐹𝐹 due to grid resistance, 
ITO sheet resistance (including the unmetallised area outside the 2 cm × 2 cm metal 
grid) and metal-ITO contact resistance was determined to be ~1% absolute and ~2.5 
% absolute for the Ni-Cu plated cells and the reference cells, respectively. Therefore, 
the cells’ 𝛥𝐹𝐹𝑅𝑠  is not dominated by front grid-related resistance components. 
Instead, the primary contributor to 𝛥𝐹𝐹𝑅𝑠 for both cell groups is likely to be the 
resistance of the cells’ a-Si:H layers, especially the relatively thick a-Si:H(i) layers.  
It is worth noting that, despite the very low contact resistance of Ti-Pd-Ag on ITO, 
the reference cell group had a larger 𝛥𝐹𝐹𝑅𝑠 than the plated group due to the larger 
unmetallised area around its metal grid. The contact resistance of Cu-Ni-ITO contacts 
may be lowered further by optimising the plating process and thereby lowering the 
number of voids at the interface which would increase contact area. 
 
7.4 Chapter summary 
A screen-printed TCO surface masking process was developed for HET cell plating 
applications. Single-pass screen printing of a patterned mask offers a simpler alter-
native for TCO masking than inkjet-based approaches or photolithography. The 
influence of random pyramid textured Si surfaces was evaluated on the TCO masking 
process and subsequent Ni-Cu plating.  While the masking resolution and the plated 
line width did not depend significantly on the average pyramid height, it was 
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observed that smaller pyramids lead to more conformal plating and fewer voids at the 
TCO-metal interface. Proof-of-concept investigations on lab-scale HET cells showed 
that cells with electroplated Ni-Cu front contacts defined by screen-printed TCO 
masking achieved comparable efficiencies to reference cells with photolitho-
graphically defined evaporated front contacts. Since screen printing is a well-
established PV process the screen-printed masking method can be easily transferred 
to high-efficiency large-area HET cells. 
While laser ablation is widely applied for Si homojunction cells, important limitations 
were observed regarding the application of laser-patterned masking of ITO surfaces 
for HET cells, due to indirect ablation of ITO resulting from optical absorption in the 
a-Si:H layers.  
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8 Conclusions, contributions and future research 
 
8.1 Conclusions 
This thesis investigated advanced metallisation methods for mono-Si solar cells. 
Chapters 3 and 4 focussed on new approaches to characterise solar cell metallisation. 
Chapters 5, 6 and 7 focussed on application and analysis of advanced metallisation 
methods to mono-Si solar cells.  
For Si wafer solar cells it is extremely important to achieve high 𝐹𝐹 to maximize the 
power generation capabilities of the cell. Metallisation processes have a significant 
influence on a solar cell’s 𝐹𝐹. Therefore, a method was developed for Si wafer solar 
cells to quantify 𝐹𝐹 losses due to ohmic and recombination loss mechanisms. The 
method is a practical tool for loss analysis and hence identifying areas of process 
improvement. Application of the 𝐹𝐹  loss analysis was demonstrated on an 18.4% 
efficient inline-diffused p-type Si wafer solar cell and 21.1% efficient HET n-type Si 
wafer solar cell.  
Industrial mono-Si solar cells are alkaline textured on at least the illuminated surface 
and the resultant random-pyramid surface texture has a significant influence on metal 
contact formation. A comprehensive experimental study was carried out to investigate 
and clarify this influence for screen-printed Ag contacts to phosphorus-diffused n+ Si. 
The study involved correlating statistics of pyramid height distribution to solar cells’ 
electrical parameters and the microstructure of Ag-Si interfaces. Based on insights 
from the study, guidelines were developed to optimise Ag screen-printed contact 
formation to n+ Si by tailoring the surface texture. 
Ag screen-printed contact formation to phosphorus-doped n+ Si surfaces requires 
higher doping than the corresponding requirement for evaporated metallisation. To 
overcome this limitation, Ag light-induced plating was applied to improve Ag screen-
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printed contact formation to phosphorus-diffused and ion-implanted n+ Si regions. A 
substantial reduction in the contact resistance of screen-printed Ag contacts to both 
phosphorus-diffused and phosphorus ion-implanted n+ Si regions was observed after 
a brief Ag LIP step. Contact resistance measurements revealed that high-quality 
ohmic contacts can be formed on surfaces with a phosphorus concentration (active as 
dopants) as low as 7x1019 cm-3. This can be exploited to implement lowly-doped n+ Si 
regions in solar cells.  
Screen printing for homojunction Si wafer solar cells typically includes a high-
temperature (peak temperature 800°C-900°C) firing step for contact formation to 
heavily doped Si regions. However, HET solar cells have two unique metallisation 
requirements: (1) the metal needs to contact a TCO layer and (2) the annealing step 
for contact formation/metal sintering needs to be restricted to low temperatures 
(preferably ≤ 200 °C) to avoid degradation of the cell’s thin a-Si layers. Screen-
printable Ag pastes conductive after low-temperature annealing were characterised in 
terms of contact formation to aluminium-doped zinc oxide (AZO) layers and 
annealing behaviour. Good electrical contacts were obtained with these pastes to 
AZO. A microstructure investigation of the Ag-AZO interface revealed that the 
electrical contact is the result of a direct contact between bulk Ag (from the paste) 
and the AZO layer that covers most of the textured surface. The best low-temperature 
Ag pastes were observed to be about three times as resistive as state-of-the-art fired-
through Ag pastes used for Si homojunction cells. The higher resistance of the low-
temperature annealed Ag pastes when compared to fired Ag pastes is likely to be 
caused due to limited metal sintering after low temperature annealing (200 °C) for 
HET cells as opposed to firing (peak temperature 800-900 °C) for Si homojunction 
cells. Early screen-printed large-area HET cell results on Cz Si wafers were presented 
and loss mechanisms of these cells were discussed. 
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Substituting Ag screen printing by Cu plating for Si wafer solar cell metallisation can 
lead to significant cost savings. Cu plating is especially applicable to HET cells 
because the TCO layer in HET cells can prevent cell degrading Cu diffusion into the 
Si wafer. However, TCO layers for HET cells also pose a unique challenge for plated 
metallisation. As the TCO layer is conductive, it would be fully plated if left exposed 
during the plating step. Therefore for plating grid metal electrodes it is necessary to 
mask the TCO surface with an insulator with patterned openings only for the regions 
where the metal grid is to be plated. A screen-printed TCO masking process was 
demonstrated for HET cells. Proof-of-concept investigations on lab-scale HET cells 
showed that cells with electroplated Ni-Cu front contacts defined by screen-printed 
TCO masking achieved comparable efficiencies to reference HET cells with photo-
lithography-defined evaporated front contacts. 
 
8.2 Author’s original contributions 
The following is a brief summary of the author’s primary original contributions in 
this thesis: 
1. A new 𝐹𝐹  loss analysis method was developed for Si wafer solar cells. The 
method quantifies ohmic and recombination loss mechanisms for Si wafer solar 
cells using only standard characterisation of finished cells. A new exact analytical 
expression for 𝐹𝐹𝐽01  was also introduced. 
2. Statistical characterisation of random pyramid surface textures was demonstrated 
as a useful tool for studying contact formation. Based on the insights from a 
detailed investigation, guidelines were developed to tailor the random-pyramid 
surface texture of mono-Si solar cells in order to optimise Ag screen-printed 
contacts to phosphorus-doped n+ Si. It was further shown that direct Ag 
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crystallite contacts to the bulk Ag metallisation are not a prerequisite for 
achieving high 𝐹𝐹 (> 80%). 
3. Ag LIP was shown to lead to substantial improvements in Ag screen-printed 
contact formation to phosphorus-diffused n+ Si and phosphorus ion-implanted n+ 
Si. Previously published reports demonstrating this effect have been restricted to 
phosphorus-diffused n+ Si.  
4. Ag screen printing pastes suitable for contacting TCOs were electrically 
characterised in detail. The detailed electrical characteristics of such pastes are 
necessary for designing grid electrodes of HET cells. For textured Si surfaces, a 
direct contact covering most of the textured surface was observed at the TCO-Ag 
interface for such screen-printed pastes as opposed to the isolated point contacts 
(Ag crystallites) typical of fired Ag screen-printed contacts to Si homojunction 
cells. 
5. A single-pass screen-printed TCO masking process was demonstrated for HET 
cell plating. The process simplifies TCO masking compared to other TCO 
masking techniques investigated in literature for HET cell plating.  
6. While laser ablation is widely applied for Si homojunction cells, important 
limitations were observed regarding the application of laser-patterned masking of 
ITO surfaces for HET cells due to indirect ablation of ITO resulting from 
absorption in the cells’ front a-Si:H layers.  




8.3 Proposed future research 
In this section interesting future research topics motivated by this thesis are discussed. 
8.3.1 Extended fill factor loss analysis 
The 𝐹𝐹 loss analysis method developed as part of this thesis works well to separate 
ohmic and recombination loss mechanisms. A further breakdown of series resistance 
components is also possible and was demonstrated using analytical power loss 
modelling (Section 3.4.1) and finite-element modelling (Section 7.3). The 
components of shunt resistance can normally be directly identified based on cell 
design. Typically a conductive layer or region overlap on the sides of the wafer 
causes a finite shunt resistance for front and rear-contacted Si wafer solar cells. 
However, a further breakdown of recombination-related FF losses is complicated. 
Widely used quasi-steady-state photoconductance measurements [182] provide 
injection-dependent recombination information and can be used to evaluate the 
corresponding 𝐹𝐹 loss. However, this technique is limited to non-metallised samples. 
Solar cell metallisation also contributes to recombination-related 𝐹𝐹 loss [120, 183]. 
Therefore an advanced approach is necessary to evaluate (and separate) 
recombination-related 𝐹𝐹  loss arising due to a cell’s various metallisation 
components. As an example, for a typical Al-BSF cell the various metallisation 
components are front Ag grid, rear Al full area contact and rear Ag busbars. An 
extended 𝐹𝐹 loss analysis is being developed by the author using photoconductance-
calibrated photoluminescence [184, 185] imaging in addition to the procedure 
described in Chapter 3. This extended approach will be used to investigate 𝐹𝐹 losses 
(considering injection-dependent recombination) on various solar cell structures. 
8.3.2 Further development of large-area heterojunction cells 
Ag screen-printed and Ni-Cu electroplated metallisation was applied to HET cells in 
this thesis. However, the cells fabricated were preliminary, proof-of-concept cells as 
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various other cell layers require further optimisation. High-quality intrinsic and doped 
a-Si layers have been developed by Ge [186] and Ling (thesis to be published) at 
SERIS. However due to time constraints, the optimised intrinsic or doped a-Si layers 
developed during Ge and Ling’s work have not been applied to HET cells. 
Application of optimised intrinsic and doped a-Si layers, TCO layers and advanced 
metallisation processes on HET cells will be investigated in the future. Another 
interesting aspect is the application of a hybrid electrode comprising an Ag nano-
mesh and a thin TCO layer to replace the conventional TCO layer in HET cells. 
These hybrid electrodes have been developed by  Huang et al. [187] at SERIS but 
they have also not yet been applied to HET cells.  
8.3.3 Reliability of copper metallised heterojunction cells 
Previous literature reports demonstrate that Indium Tin Oxide layers (ITO) can 
provide adequate barriers for Cu diffusion to Si [173, 188] at the low processing 
temperatures typical of HET cells. However, such investigations have not been 
conducted for alternative TCO layers such as AZO or ITO/AZO stacks etc. Therefore 
an interesting future study will be to compare the performance of various TCO layers 
as Cu diffusion barriers for HET cells. Cu plated HET cells with different TCO layers 
should be compared with reference Cu-free HET cells to observe if there is any 
degradation of cell performance associated with Cu diffusion to Si. A quick method 
for evaluating the influence of Cu diffusion to Si is the measurement of the cell’s 
pseudo fill factor (𝑝𝐹𝐹 , from the Suns-𝑉𝑜𝑐  technique) after prolonged annealing 
[189]. 
Another future study should be the evaluation of adhesion of Cu plated contacts to 
TCO layers. The masking and plating process discussed in Chapter 7 can be trans-
ferred to large-area HET cells and the adhesion of Cu contacts can be evaluated using 
standard peel strength tests. An electroplated Ni layer was used to promote adhesion 
 140 
between Cu and ITO for the study described in Chapter 7. However, Cu can be plated 
directly to ITO, if adhesion permits. This would simplify the plating process. It would 
be interesting to investigate if adequate adhesion between Cu and a TCO layer can be 
obtained through surface treatments of the TCO layer. The applied surface treatment 





Exact analytical expression for 𝑭𝑭𝑱𝟎𝟏 
 
The Lambert W-Function [114], 𝑊[𝑥]  is defined as the inverse function of the 
function 𝑓(𝑥)  =  𝑥𝑒𝑥. While there is no simple expression for 𝑊, it can be easily 
evaluated using mathematical software like Mathematica. The Lambert W-Function 
is useful for solving transcendental equations involving exponential terms and has 
been previously used for solar cell analysis to extract cell parameters from measured 
𝐼⎼𝑉  curves [190, 191]. Here, this function will be used to derive a new exact 
expression for 𝐹𝐹𝐽01 . First, 𝑉𝑚𝑝𝑝0 , 𝐽𝑚𝑝𝑝0 is defined as the mpp for the hypothetical 
case when the absence of 𝑅𝑠, 𝑅𝑠ℎ and 𝐽02 is assumed, i.e., the 𝐽01 limit described in 
section 3.2.1. Also from the definition of 𝑊, the following property is noted and will 
be subsequently used 
𝑊[𝑥𝑒𝑥] = 𝑥. (A1) 
Starting with the maximum power condition, i.e., 𝑑(𝐽𝑉)/𝑑𝑉 =  0 at 𝑉 = 𝑉𝑚𝑝𝑝0 , and 











]  = 0  𝑎𝑡 𝑉 = 𝑉𝑚𝑝𝑝0 . 
(A2) 
Differentiating and setting 𝑉 = 𝑉𝑚𝑝𝑝0 yields 
𝑒
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(A4) 
Using the terms on both sides of (A4) as arguments for the Lambert W-Function, and 
the property stated in (A1) leads to 
𝑊[𝑒(1+
𝑞𝑉𝑜𝑐











































Substituting for 𝑉𝑚𝑝𝑝0from (A5) leads to the expression for 𝐹𝐹𝐽01 using the Lambert 
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